| поискавой системы для электроныых деталей |
|
DAC5687MPZPEP датащи(PDF) 43 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
DAC5687MPZPEP датащи(HTML) 43 Page - Texas Instruments |
|
43 / 75 page ![]() www.ti.com CLK1 DA[15:0] DB[15:0] th(DATA) ts(DATA) A0 A1 A2 A3 AN AN+1 B0 B1 B2 B3 BN BN+1 B0053-02 CLK Buffer CLK Buffer PFD Charge Pump VCO /1 /2 /4 /8 00 01 10 11 1 0 /2 Data Latch 1 ´2 ´1 0 00 01 10 11 /2 /2 0 1 CLK1 CLK1C CLK2 LPF DIV[1:0] PLLVDD PLLLOCK PLLVDD D[15:0] INTERL SEL[1:0] Fdac Fdac/2 2 ´ Fdac/4 ´4 Fdac/4 ´4L Fdac/8 ´8 Data Lock CLK2C DAC5687-EP SGLS333 – JUNE 2006 Figure 46. Dual Bus Mode Timing Diagram (PLL Mode) Figure 47. Clock Generation Architecture in PLL Mode Power for the internal PLL blocks (PLLVDD and PLLGND) are separate from the other clock generation blocks power (CLKVDD and CLKGND), thus minimizing PLL phase noise. 3) PLLVDD = 0 V and dual_clk = 1: DUAL CLOCK MODE In DUAL CLOCK MODE, the DAC is driven at the DAC sample rate through CLK2/CLK2C and the input data rate through CLK1/CLK1C. There are two options in dual clock mode: with FIFO (inv_plllock set) and without FIFO (inv_plllock clear). If the FIFO is not used, the CLK1/CLK1C input is used to set the phase of the internal clock divider. In this case, the edges of CLK1 and CLK2 must be aligned to within ±t_align (Figure 48), defined as 43 Submit Documentation Feedback |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |