поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

MCP4716 датащи(PDF) 40 Page - Microchip Technology

номер детали MCP4716
подробное описание детали  8-/10-/12-Bit Voltage Output Digital-to-Analog Converter with EEPROM and I2C Interface
PDF  86 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  MICROCHIP [Microchip Technology]
домашняя страница  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

MCP4716 датащи(HTML) 40 Page - Microchip Technology

Back Button MCP4716 Datasheet HTML 36Page - Microchip Technology MCP4716 Datasheet HTML 37Page - Microchip Technology MCP4716 Datasheet HTML 38Page - Microchip Technology MCP4716 Datasheet HTML 39Page - Microchip Technology MCP4716 Datasheet HTML 40Page - Microchip Technology MCP4716 Datasheet HTML 41Page - Microchip Technology MCP4716 Datasheet HTML 42Page - Microchip Technology MCP4716 Datasheet HTML 43Page - Microchip Technology MCP4716 Datasheet HTML 44Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 40 / 86 page
background image
MCP4706/4716/4726
DS22272A-page 40
© 2011 Microchip Technology Inc.
4.6
Device Resets
Device Resets can be grouped into two types. Resets
due to change in voltage (POR/BOR Reset), and resets
caused
by
the
system
master
(such
as
a
microcontroller).
After a device reset, and when VDD ≥ VDD(MIN), the
device memory may be written or read.
4.6.1
POR/BOR RESET OPERATION
The POR and BOR trip points are at the same voltage,
and is determined if the VDD voltage is rising or falling
(see Figure 4-1). What occurs is different depending if
the reset is a POR or BOR reset.
POR Reset (VDD Rising)
On a POR Reset, the nonvolatile memory values (DAC
Register and Configuration bits) are latched into the
volatile memory. This configures the analog output
(VOUT) circuitry. Also a reset delay timer starts. During
this delay time, the I2C interface will not accept
commands.
BOR Reset (VDD Falling)
On a BOR Reset, the device is forced into a power
down state. The volatile PD1:PD0 bits forced to ‘11’ and
all other volatile memory forced to ‘0’. The I2C interface
will not accept commands.
4.6.2
RESET COMMANDS
When the MCP47X6 is in the valid operating voltage,
the I2C General Call Reset command will force a reset
event. This is similar to the POR reset, except that the
reset delay timer is not started.
In the case where the I2C Interface bus does not seem
to be responsive, the technique shown in Section 8.9,
Software I2C Interface Reset Sequence can be used
to force the I2C interface to be reset.
4.7
DAC Registers, Configuration
Bits, and Status Bits
The MCP47X6 devices have both volatile and
nonvolatile (EEPROM) memory. Figure 4-6 shows the
volatile and nonvolatile memory and their interaction
due to a POR event.
There are five configuration bits in both the volatile and
nonvolatile memory, the DAC registers in both the
volatile and nonvolatile memory, and two volatile status
bits. The DAC registers (volatile and nonvolatile) will be
either 12-bits (MCP4726), 10-bits (MCP4716), or 8-bits
(MCP4706) wide.
When the device is first powered up, it automatically
uploads the EEPROM memory values to the volatile
memory. The volatile memory determines the analog
output (VOUT) pin voltage. After the device is powered
up, the user can update the device memory.
The I2C interface is how this memory is read and
written. Refer to Section 5.0 “I2C Serial Interface”
and Section 6.0 “MCP47X6 I2C Commands” for
more details on the reading and writing the device’s
memory.
When the nonvolatile memory is written (using the I2C
Write All Memory command), the volatile memory is
written with the same values. The device starts writing
the EEPROM cell at the acknowledge pulse of the
EEPROM write command.
Table 4-3 shows the operation of the device status bits,
Table 4-4
shows
the
operation
of
the
device
configuration bits, and Table 4-5 shows the factory
default value of a POR/BOR event for the device
configuration bits.
There are two Status bits. These are only in volatile
memory and give indication on the status of the device.
The POR bit indicates if the device VDD is above or
below the POR trip point. During normal operation, this
bit should be ‘1’. The RDY/BSY bit indicates if an
EEPROM write cycle is in progress. While the RDY/
BSY bit is low (during the EEPROM writing), all
commands are ignored, except for the Read Command
command.
FIGURE 4-6:
DAC Memory and POR Interaction.
VREF1
DAC Register Value (1)
N.V. Memory
Config Bits
Vol. Memory
POR Event
VREF0
PD1
PD0
G
VREF1 VREF0
PD1
PD0
G
RDY/BSY
POR
Status Bits (2)
DMAX
D1
D0
DMAX
D1
D0
Note 1: The DMAX value depends on the device. For the MCP4706: DMAX = D7, MCP4716: DMAX = D9,
and the MCP4726: DMAX = D11.
2: Status bits are read only



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com