поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

MCP4716 датащи(PDF) 34 Page - Microchip Technology

номер детали MCP4716
подробное описание детали  8-/10-/12-Bit Voltage Output Digital-to-Analog Converter with EEPROM and I2C Interface
PDF  86 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  MICROCHIP [Microchip Technology]
домашняя страница  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

MCP4716 датащи(HTML) 34 Page - Microchip Technology

Back Button MCP4716 Datasheet HTML 30Page - Microchip Technology MCP4716 Datasheet HTML 31Page - Microchip Technology MCP4716 Datasheet HTML 32Page - Microchip Technology MCP4716 Datasheet HTML 33Page - Microchip Technology MCP4716 Datasheet HTML 34Page - Microchip Technology MCP4716 Datasheet HTML 35Page - Microchip Technology MCP4716 Datasheet HTML 36Page - Microchip Technology MCP4716 Datasheet HTML 37Page - Microchip Technology MCP4716 Datasheet HTML 38Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 34 / 86 page
background image
MCP4706/4716/4726
DS22272A-page 34
© 2011 Microchip Technology Inc.
3.1
Analog Output Voltage Pin (VOUT)
VOUT is the DAC analog output pin. The DAC output
has an output amplifier. VOUT can swing from
approximately 0V to approximately VDD. The full-scale
range of the DAC output is from VSS to G * VRL, where
G is the gain selection option (1x or 2x).
In normal mode, the DC impedance of the output pin is
about 1
Ω. In Power-Down mode, the output pin is
internally connected to a known pull-down resistor of
1k
Ω, 125 kΩ, or 640 kΩ. The Power-Down selection
bits settings are shown Table 4-2.
3.2
Positive Power Supply Input (VDD)
VDD is the positive supply voltage input pin. The input
supply voltage is relative to VSS.
The power supply at the VDD pin should be as clean as
possible
for
a
good
DAC
performance.
It
is
recommended to use an appropriate bypass capacitor
of about 0.1 µF (ceramic) to ground. An additional
10 µF
capacitor
(tantalum)
in
parallel
is
also
recommended to further attenuate high-frequency
noise present in application boards.
3.3
Ground (VSS)
The VSS pin is the device ground reference.
The user must connect the VSS pin to a ground plane
through a low-impedance connection. If an analog
ground path is available in the application PCB (printed
circuit board), it is highly recommended that the VSS pin
be tied to the analog ground path or isolated within an
analog ground plane of the circuit board.
3.4
Serial Data Pin (SDA)
SDA is the serial data pin of the I2C interface. The SDA
pin is used to write or read the DAC registers and
configuration bits. The SDA pin is an open-drain
N-channel driver. Therefore, it needs a pull-up resistor
from the VDD line to the SDA pin. Except for start and
stop conditions, the data on the SDA pin must be stable
during the high period of the clock. The high or low
state of the SDA pin can only change when the clock
signal on the SCL pin is low. Refer to Section 5.0 “I2C
Serial Interface” for more details of I2C Serial
Interface communication.
3.5
Serial Clock Pin (SCL)
SCL is the serial clock pin of the I2C interface. The
MCP47X6 devices act only as a slave and the SCL pin
accepts only external serial clocks. The input data from
the Master device is shifted into the SDA pin on the
rising edges of the SCL clock and output from the
device occurs at the falling edges of the SCL clock. The
SCL pin is an open-drain N-channel driver. Therefore,
it needs a pull-up resistor from the VDD line to the SCL
pin. Refer to Section 5.0 “I2C Serial Interface” for
more details of I2C Serial Interface communication.
3.6
Voltage Reference Pin (VREF)
This pin is used for the external voltage reference input.
The user can select VDD voltage or the VREF pin
voltage as the reference resistor ladder’s voltage
reference.
When the VREF pin signal is selected, there is an option
for this voltage to be buffered or unbuffered. This is
offered in cases where the reference voltage does not
have the current capability not to drop its voltage when
connected to the internal resistor ladder circuit.
When the VDD is selected as reference voltage, this pin
is disconnected from the internal circuit.
See
Section 4.2
“DAC’s
(Resistor
Ladder)
Reference Voltage” and Table 4-4 for more details on
the configuration bits.
3.7
Exposed Pad (EP)
This pad is conductively connected to the device's
substrate. This pad should be tied to the same potential
as the VSS pin (or left unconnected). This pad could be
used to assist as a heat sink for the device when
connected to a PCB heat sink.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com