поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

13892 датащи(PDF) 55 Page - Freescale Semiconductor, Inc

номер детали 13892
подробное описание детали   Power Management and User Interface IC
PDF  161 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FREESCALE [Freescale Semiconductor, Inc]
домашняя страница  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

13892 датащи(HTML) 55 Page - Freescale Semiconductor, Inc

Back Button 13892 Datasheet HTML 51Page - Freescale Semiconductor, Inc 13892 Datasheet HTML 52Page - Freescale Semiconductor, Inc 13892 Datasheet HTML 53Page - Freescale Semiconductor, Inc 13892 Datasheet HTML 54Page - Freescale Semiconductor, Inc 13892 Datasheet HTML 55Page - Freescale Semiconductor, Inc 13892 Datasheet HTML 56Page - Freescale Semiconductor, Inc 13892 Datasheet HTML 57Page - Freescale Semiconductor, Inc 13892 Datasheet HTML 58Page - Freescale Semiconductor, Inc 13892 Datasheet HTML 59Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 55 / 161 page
background image
Analog Integrated Circuit Device Data
Freescale Semiconductor
55
13892
FUNCTIONAL DEVICE OPERATION
POWER CONTROL SYSTEM
POWER CONTROL SYSTEM
INTERFACE
The power control system on the MC13892 interfaces with the processor via different IO signals and the SPI/I2C bus. It also
uses on chip signals and detector outputs. Table 22 gives a listing of the principal elements of this interface.
Table 22. Power Control System Interface Signals
Name
Type of Signal
Function
PWRON1
Input pin
Power on/off 1 button connection
PWRON2
Input pin
Power on/off 2 button connection
PWRON3
Input pin
Power on/off 3 button connection
PWRONxI/M/S
SPI bits
PWRONx pin interrupt /mask / sense bits
PWRON1DBNC[1:0]
SPI bits
Sets time for the PWRON1 pin hardware debounce
PWRON2DBNC[1:0]
SPI bits
Sets time for the PWRON2 pin hardware debounce
PWRON3DBNC[1:0]
SPI bits
Sets time for the PWRON3 pin hardware debounce
PWRON1RSTEN
SPI bit
Allows for system reset through the PWRON1 pin
PWRON2RSTEN
SPI bit
Allows for system reset through the PWRON2 pin
PWRON3RSTEN
SPI bit
Allows for system reset through the PWRON3 pin
RESTARTEN
SPI bit
Allows for system restart after a PWRON initiated system reset
SYSRSTI/M
SPI bits
PWRONx System restart interrupt / mask bits
WDI
Input pin
Watchdog input has to be kept high by the processor to keep the MC13892 active
WDIRESET
SPI bit
Allows for system restart through the WDI pin
WDIRESETI/M
SPI bits
WDI System restart interrupt / mask bits
RESET
Output pin
Reset Bar output (active low) to the application. Requires an external pull-up
RESETMCU
Output pin
Reset Bar output (active low) to the processor core. Requires an external pull-up
PUMS1
Input pin
Switchers and regulators power up sequence and defaults selection 1
PUMS2
Input pin
Switchers and regulators power up sequence and defaults selection 2
STANDBY
Input pin
Signal from primary processor to put the MC13892 in a low power mode
STANDBYINV
SPI bit
Standby signal polarity setting
STANDBYSEC
Input pin
Signal from secondary processor to put the MC13892 in a low power mode
STANDBYSECINV
SPI bit
Secondary standby signal polarity setting
STBYDLY[1:0]
SPI bits
Sets delay before entering standby mode
BPON
Threshold
Threshold validating turn on events
BPONI/M/S
SPI bits
BP turn on threshold interrupt / mask / sense bits
LOBATH
Threshold
Threshold for a low battery warning
LOBATHI/M/S
SPI bits
Low battery warning interrupt / mask / sense bits
LOBATL
Threshold
Threshold for a low battery detect
LOBATLI/M/S
SPI bits
Low battery detect interrupt / mask / sense bits
BPSNS [1:0]
SPI bits
Selects for different settings of LOBATL and LOBATH thresholds
UVDET
Threshold
Threshold for under-voltage detection, will shut down the device
LICELL
Input pin
Connection for Lithium based coin cell
CLK32KMCU
Output pin
Low frequency system clock output for the processor 32.768 kHz
CLK32K
Output pin
Low frequency system clock output for application (peripherals) 32.768 kHz
CLK32KMCUEN
SPI bit
Enables the CLK32KMCU clock output
DRM
SPI bit
Keeps VSRTC and CLK32KMCU active in all states for digital rights management, including off
mode
PCEN
SPI bit
Enables power cut support
PCI/M
SPI bits
Power cut detect interrupt / mask bits
PCT[7:0]
SPI bits
Allowed power cut duration
PCCOUNTEN
SPI bit
Enables power cut counter
PCCOUNT[3:0]
SPI bits
Power cut counter
PCMAXCNT[3:0]
SPI bits
Maximum number of allowed power cuts
PCUTEXPB
SPI bit
Indicates a power cut timer counter expired



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com