CDCE706 datasheet(14/40 Pages) TI

номер детали	CDCE706

подробное описание детали	PROGRAMMABLE 3-PLL CLOCK SYNTHESIZER/MULTIPLIER/DIVIDER

PDF	40 Pages

Scroll/Zoom	100%

производитель	TI [Texas Instruments]

домашняя страница	http://www.ti.com

Logo

14 / 40 page

T0131-01

(BUS)

su(SDATA)

h(SDATA)

r(SDATA)

f(SDATA)

SCLK

SDATA

IH(SM)

IL(SM)

Bit7(MSB)

Bit6

Bit0(LSB)

su(START)

h(START)

w(SCLL)

w(SCLH)

r(SM)

su(STOP)

f(SM)

SMBus Hardware Interface

SDATA

SCLK

SMBHost

CDCE706

BUS

S0376-01

CDCE706

SCAS815I – OCTOBER 2005 – REVISED NOVEMBER 2008 ........................................................................................................................................... www.ti.com

Block-Read Programming Sequence

Slave Address

CommandCode

Slave Address

Byte Count N

Data Byte 0

- - - - -

Data Byte N – 1

Figure 10. Block-Read Protocol

Figure 11. Timing Diagram, Serial Control Interface

Figure 12 shows how the CDCE706 clock synthesizer is connected to the SMBus. Note that the current through

the pullup resistors (Rp) must meet the SMBus specifications (minimum 100 µA, maximum 350 µA). If the

CDCE706 is not connected to the SMBus, the SDATA and SCLK inputs must be connected with 10-k

Ω resistors

to VCC to avoid floating input conditions.

Figure 12. SMBus Hardware Interface

Submit Documentation Feedback

Product Folder Link(s): CDCE706

CDCE706 датащи(PDF) 14 Page - Texas Instruments

CDCE706 датащи(HTML) 14 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40

датащи скачать

ссылки URL