| поискавой системы для электроныых деталей |
|
CDCE706 датащи(PDF) 34 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
CDCE706 датащи(HTML) 34 Page - Texas Instruments |
|
34 / 40 page ![]() Cross-Coupling, Spur Suppression, and Noise Rejection Carrier 48MHz 2 Harmonic nd Spurat 27MHz · Measured Y1:48MHz · W · W · W · Y0is27MHz(XTAL Buffered,Loadedby50 ) Y2is56.448MHz(Loadedby50 ) Y3is33.33MHz(Loadedby50 ) Y4, Y5intheHigh-ImpedanceState C003 · · · Measured Y0:48MHz Y1, Y2, Y3 Y4and Y5intheHigh-ImpedanceState Inserted30mV,1MHzatV =3.3V CC Carrier 48MHz Carrier 48MHz Spursat 47MHzand49MHz Spur47MHzand Fundamentalat1MHz C004 Phase Noise Characteristic CDCE706 SCAS815I – OCTOBER 2005 – REVISED NOVEMBER 2008 ........................................................................................................................................... www.ti.com The TI Pro Clock software automatically calculates the PLL parameter for jitter-optimized performance. Cross-coupling in ICs occurs through interactions between several parts of the chip such as between output stages, metal lines, bond wires, substrate, etc. The coupling can be capacitive, inductive, and resistive (ohmic), induced by output switching, leakage current, ground bouncing, power supply transients, etc. The CDCE706 is designed using RFSiGe process technology. This process gives excellent performance in linearity, low power consumption, best-in-class noise performance, and very good isolation characteristics between the on-chip components. The good isolation is a major benefit of the RFSiGe process because it minimizes the coupling effect. Even if all three PLLs are active and all outputs are on, the noise suppression is well above 50 dB. Figure 30 and Figure 31 show an example of noise coupling, spur-suppression, and power-supply noise rejection of the CDCE706. The measurement conditions are shown in Figure 30 and Figure 31. Figure 30. Noise Coupling and Spur Suppression Figure 31. Power-Supply Noise Rejection In high-speed communication systems, the phase-noise characteristic of the PLL frequency synthesizer is of high interest. Phase noise describes the stability of the clock signal in the frequency domain, similar to the jitter specification in the time domain. 34 Submit Documentation Feedback Copyright © 2005–2008, Texas Instruments Incorporated Product Folder Link(s): CDCE706 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |