DM9102DEP datasheet(33/70 Pages) DAVICOM

33 / 70 page

Final

Version: DM9102D-DS-F01

May 10, 2006

6.3.1 Basic Mode Control Register (BMCR) – 0

Bit

Name

Default

Description

Reset

0, RW/SC Reset:

1=Software reset

0=Normal operation

This bit resets the status and controls the PHY registers of the DM9102D to

their default states. This bit, which is self-clearing, will keep its value until the

reset process is completed

Loopback

0, RW

Loopback:

1=Loop-back enabled

0=Normal operation

When in 100Mbps operation mode, setting this bit may cause the

descrambler to lose synchronization and produce a 720ms "dead time" before

any valid data to the MAC.

Speed Selection

1, RW

Speed Select:

1=100Mbps

0=10Mbps

Link speed may be selected either by this bit or by Auto-negotiation. When

Auto-negotiation is enabled and bit 12 is set, this bit will reflect Auto-

negotiation selected media type.

Auto-negotiation

Enable

1, RW

Auto-negotiation Enable:

1= Auto-negotiation enabled: bit 8 and 13 will report Auto-negotiation status

0= Auto-negotiation disabled: bit 8 and 13 will determine the link speed and

duplex mode

Power Down

0, RW

Power Down:

Setting this bit will power down the internal PHY except crystal / oscillator

circuit.

1=Power Down

0=Normal Operation

Reserved

0,RO

Reserved.

Write as 0, ignore on read.

Restart

Auto-negotiation

0,RW/SC

Restart Auto-negotiation:

1= Restart Auto-negotiation. Re-initiates the Auto-negotiation process. When

Auto-negotiation is disabled (bit 12 of this register cleared), this bit has no

function and it should be cleared. This bit is self-clearing and it will keep

its value until Auto-negotiation is initiated by the DM9102D. The operation of

the

Auto-negotiation

process

will

not

affected

the

management entity that clears this bit.

0= Normal Operation

Duplex Mode

1,RW

Duplex Mode:

1= Full Duplex operation. Duplex selection is allowed when Auto-negotiation is

disabled (bit 12 of this register is cleared). With Auto-negotiation enabled, this

bit reflects the duplex capability selected by Auto-negotiation.

0= Normal operation

Collision Test

0,RW

Collision Test:

1= Collision Test enabled. When set in half duplex mode, the DM9102D will

enter collision state if packet transmission is in progress.

0= Normal Operation

6:0

Reserved

<0000000>,

Reserved. Write as 0, ignore on read

6.3.2 Basic Mode Status Register (BMSR) – 1

DM9102DEP датащи(PDF) 33 Page - Davicom Semiconductor, Inc.

DM9102DEP датащи(HTML) 33 Page - Davicom Semiconductor, Inc.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70

датащи скачать

ссылки URL