поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

DM9102DEP датащи(PDF) 15 Page - Davicom Semiconductor, Inc.

номер детали DM9102DEP
подробное описание детали  Single Chip Fast Ethernet NIC Controller
PDF  70 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  DAVICOM [Davicom Semiconductor, Inc.]
домашняя страница  http://www.davicom.com.tw
Logo DAVICOM - Davicom Semiconductor, Inc.

DM9102DEP датащи(HTML) 15 Page - Davicom Semiconductor, Inc.

Back Button DM9102DEP Datasheet HTML 11Page - Davicom Semiconductor, Inc. DM9102DEP Datasheet HTML 12Page - Davicom Semiconductor, Inc. DM9102DEP Datasheet HTML 13Page - Davicom Semiconductor, Inc. DM9102DEP Datasheet HTML 14Page - Davicom Semiconductor, Inc. DM9102DEP Datasheet HTML 15Page - Davicom Semiconductor, Inc. DM9102DEP Datasheet HTML 16Page - Davicom Semiconductor, Inc. DM9102DEP Datasheet HTML 17Page - Davicom Semiconductor, Inc. DM9102DEP Datasheet HTML 18Page - Davicom Semiconductor, Inc. DM9102DEP Datasheet HTML 19Page - Davicom Semiconductor, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 15 / 70 page
background image
Final
15
Version: DM9102D-DS-F01
May 10, 2006
6.1.4 Miscellaneous Function (xxxxxx0cH - PCILT)
31
16 15
0
87
23
24
BIST
Header Type
Latency Timer
Cache Line Size
Built-In Self Test
Header Type
Latency Timer For The Bus Master
Cache Line Size For Memory Read
Bit
Default
Type
Description
31:24
00H
RO
Built In Self Test ( 00H means No Implementation)
23:16
00H
RO
Header Type ( 00H means single function with Predefined Header Type )
If pin 75 IDSEL2 is pull-high, header type is 80H means multiple function is present.
15:8
00H
RW
Latency Timer For The Bus Master
The latency timer is guaranteed by the system and measured by clock cycles.
When the FRAME# is asserted at the beginning of a master period by the
DM9102D, the value will be copied into a counter and start counting down. If the
FRAME# is de-asserted prior to count expiration, this value is meaningless. When
the count expires before GNT# is de-asserted, the master transaction will be
terminated as soon as the GNT# is removed
While GNT# signal is removed and the counter is non-zero, the DM9102D will
continue with its data transfers until the count expires. The system host will read
MIN_GNT and MAX_LAT registers to determine the latency requirement for the
device and then initialize the latency timer with an appropriate value
The reset value of Latency Timer is determined by BIOS
7:0
00H
RO
Cache Line Size For Memory Read Mode Selection ( 00H means No
Implementation For Use)
6.1.5 I/O Base Address (xxxxxx10H - PCIIO)
31
0
1
7
8
1
0000000
I/O Base Address
I/O Base Address
PCI I/O Range Indication
I/O or Memory Space Indicator



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com