поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

DM9102DEP датащи(PDF) 18 Page - Davicom Semiconductor, Inc.

номер детали DM9102DEP
подробное описание детали  Single Chip Fast Ethernet NIC Controller
PDF  70 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  DAVICOM [Davicom Semiconductor, Inc.]
домашняя страница  http://www.davicom.com.tw
Logo DAVICOM - Davicom Semiconductor, Inc.

DM9102DEP датащи(HTML) 18 Page - Davicom Semiconductor, Inc.

Back Button DM9102DEP Datasheet HTML 14Page - Davicom Semiconductor, Inc. DM9102DEP Datasheet HTML 15Page - Davicom Semiconductor, Inc. DM9102DEP Datasheet HTML 16Page - Davicom Semiconductor, Inc. DM9102DEP Datasheet HTML 17Page - Davicom Semiconductor, Inc. DM9102DEP Datasheet HTML 18Page - Davicom Semiconductor, Inc. DM9102DEP Datasheet HTML 19Page - Davicom Semiconductor, Inc. DM9102DEP Datasheet HTML 20Page - Davicom Semiconductor, Inc. DM9102DEP Datasheet HTML 21Page - Davicom Semiconductor, Inc. DM9102DEP Datasheet HTML 22Page - Davicom Semiconductor, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 70 page
background image
18
Final
Version: DM9102D-DS-F01
May 10, 2006
6.1.10 Interrupt & Latency Configuration (xxxxxx3cH - PCIINT)
31
16
15
0
87
23
24
MAX_LAT
MIN_GNT
INT_PIN
INT_LINE
Maximum Latency Timer
Minimum Grant
Interrupt Pin
Interrupt Line
Bit
Default
Type
Description
31:24
28H
RO
Maximum Latency Timer that can be sustained.
23:16
14H
RO
Minimum Grant
Minimum Length of a Burst Period.
15:8
01H
RO
Interrupt Pin read as 01H to indicate INTA#
7:0
XXH
RW
Interrupt Line that Is routed to the Interrupt Controller
The value depends on system software.
6.1.11 Device Specific Configuration Register (xxxxxx40H- PCIUSR)
31 30 29
16 15
8
0
Reserved
27 26
28
7
25 24 23
Device Specific
Link Event enable/disable
Sample Frame Event enable/disable
Magic Packet Event enable/disable
Link Event Status
Sample Frame Event Status
Magic Packet Event Status
Device Specific
Reserved
Bit
Default
Type
Description
31
0
RW
Device Specific Bit (sleep mode)
30
0
RW
Device Specific Bit (snooze mode)
29
0
RW
When set, enables Link Status Change Wake up Event
28
0
RW
When set, enables Sample Frame Wake up Event
27
0
RW
When set, enables Magic Packet Wake up Event
26
0
RO
When set, indicates the Link Change and the Link Status Change Event occurred
25
0
RO
When set, indicates the Sample Frame is received and the Sample Frame match
Event occurred
24
0
RO
When set, indicates the Magic Packet is received and the Magic packet Event
occurred
23:16
00H
RO
Reserved Bits Read As 0
15:8
00H
RW
Device Specific
7:0
00H
RO
Reserved Bits Read As 0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com