поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AT697F датащи(PDF) 26 Page - ATMEL Corporation

номер детали AT697F
подробное описание детали  Rad-Hard 32 bit SPARC V8 Processor
PDF  155 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  ATMEL [ATMEL Corporation]
домашняя страница  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT697F датащи(HTML) 26 Page - ATMEL Corporation

Back Button AT697F Datasheet HTML 22Page - ATMEL Corporation AT697F Datasheet HTML 23Page - ATMEL Corporation AT697F Datasheet HTML 24Page - ATMEL Corporation AT697F Datasheet HTML 25Page - ATMEL Corporation AT697F Datasheet HTML 26Page - ATMEL Corporation AT697F Datasheet HTML 27Page - ATMEL Corporation AT697F Datasheet HTML 28Page - ATMEL Corporation AT697F Datasheet HTML 29Page - ATMEL Corporation AT697F Datasheet HTML 30Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 26 / 155 page
background image
26
7703C–AERO–6/09
AT697F ADVANCE INFORMATION
Memory
Interface
Overview
The AT697F provides a 32-bit bus capable to interface PROM, memories mapped I/O devices,
asynchronous static rams (SRAM) and synchronous dynamic rams (SDRAM). The memory bus
can be configured either for 8-bit, 32-bit or 40-bit accesses. The memory controller manages up
to 2 Gbytes of external memory. The following table presents the memory controller address
map.
Table 11. Memory Controller address map
Address Range
Size
Mapping
0x00000000 - 0x1FFFFFFF
512M
PROM
0x20000000 - 0x2FFFFFFF
256M
I/O
0x40000000 - 0x7FFFFFFF
1G
SRAM/SDRAM
For applications that require smaller memory areas and/or smaller performances, it is possible to
configure some memory spaces as 8-bit wide data bus.
All the configuration of the memory interface is done through the three memory controller regis-
ters : MCFG1, MCFG2 and MCFG3. MCFG1 is the register dedicated to PROM and IO
configuration. SRAM and SDRAM are configured through MCFG2 and MCFG3.
Here is an overview of the 32-bit interconnection between the AT697F and external memories.
Figure 8. Memory Interface Overview
CS
OE
WE
A
D
PROM
CS
OE
WE
A
D
I/O
CS
OE
WE
A
D
SRAM
RAMS*[4:0]
RAMOE*[4:0]
RWE*[3:0]
ROMS*[1:0]
OE*
WRITE*
IOS*
AT697F
A[27:0]
D[31:0]
RAS
CAS
WE
BA
D
SDRAM
SDRAS*
SDCAS*
SDWE*
A[16:15]
DQM
SDDQM[3:0]
CLK
CSN
SDCLK
SDCSN[1:0]
A
A[14:2]
To improve the bandwidth of the memory bus, accesses to consecutive addresses can be per-
formed in burst mode. Burst transfers will be generated when the memory controller is accessed
using a burst request from the internal bus. These includes instruction cache-line fills, double
loads and double stores. The timing of a burst cycle is identical to the programmed basic cycle
with the exception that during read transactions, the lead-out cycle will only occurs after the last
transfer.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com