| поискавой системы для электроныых деталей |
|
AT697F датащи(PDF) 17 Page - ATMEL Corporation |
|
|
|||||||||||||||||||||||||||||
AT697F датащи(HTML) 17 Page - ATMEL Corporation |
|
17 / 155 page ![]() 17 7703C–AERO–6/09 AT697F ADVANCE INFORMATION Figure 3. Overlapping Windows globals w0 locals w7 locals w1 locals w2 locals w3 locals w4 locals w5 locals w6 locals w0 outs w1 outs w2 outs w3 outs w4 outs w5 outs w6 outs w7 outs w0 ins w1 ins w2 ins w3 ins w4 ins w5 ins w6 ins w7 ins W0 W2 W4 W6 W7 W1 W3 W5 cwp The Window Invalid Mask register (WIM) is controlled by supervisor software and is used by hardware to determine whether a window overflow or underflow trap is to be generated by a SAVE, RESTORE, or RETT instruction. When a SAVE, RESTORE, or RETT instruction is executed, the current value of the CWP is compared against the WIM register. If the SAVE, RESTORE, or RETT instruction would cause the CWP to point to an “invalid” register set, a window_overflow or window_underflow trap is caused. To prevent erroneous operations from SEU errors in the main register file, each word is pro- tected with a 7-bit EDAC checksum. The EDAC checksums are checked when the register is used as operand in an instruction. Any single-bit error is corrected and written back to the regis- ter file before the instruction is executed. If an un-correctable error is detected, a register hardware error trap (trap 0x20) is generated. The protection can be enabled/disabled by programming the asr16 di bit from register file pro- tection control register. By setting the asr16 te bit, errors can be inserted in the register file to test the protection function. When the asr16 te bit is set, the register checksum is combined with the asr16 tcb field before being written to the register file. Due to the presence of the two dual-port rams for register file implementation, the following rules apply to the error injection test process. • Test checkbits TCB[2:0] is Xored with checkbit[6:4] corresponding to the %rs1 operand. • Test checkbits TCB[5:3] is Xored with checkbit[6:4] corresponding to the %rs2 operand. Here is a simple example for the test of a single error in register file %rs1 ! 0x32 = ! register file test enable ! tcb[2:0] = 0x4 ! tcb[5:3] = 0x1 mov 0x32, %l1 mov %l1, %asr16 ! clear %l3 ! => write 0x0 to %l3 ! forces 0x08 as checkbit for %l3 (error insertion in %rs1 dual-port ram) mov %g0, %l3 ! disable EDAC test mode mov %g0, %asr16 ! access to %l3 as %rs1 operand ! => single error detection and correction add %l3,%l2,%l1 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |