| поискавой системы для электроныых деталей |
|
TMS320VC549 датащи(PDF) 37 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TMS320VC549 датащи(HTML) 37 Page - Texas Instruments |
|
37 / 60 page ![]() TMS320VC549 FIXEDPOINT DIGITAL SIGNAL PROCESSOR SPRS078F – SEPTEMBER 1998 – REVISED MAY 2000 37 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443 reset, BIO, interrupt, and MP/MC timings timing requirements over recommended operating conditions for reset, interrupt, BIO, and MP/MC [H = 0.5 tc(CO)] (see Figure 15, Figure 16, and Figure 17) (continued) ’549-80 ’549-100 ’549-120 UNIT MIN MAX MIN MAX MIN MAX UNIT th(RS) Hold time, RS after CLKOUT low 0 0 0 ns th(BIO) Hold time, BIO after CLKOUT low 0 0 0 ns th(INT) Hold time, INTn, NMI, after CLKOUT low† 0 0 0 ns th(MPMC) Hold time, MP/MC after CLKOUT low 0 0 0 ns tw(RSL) Pulse duration, RS low‡§¶ 4H+7 4H+5 4H+5 ns tw(BIO)S Pulse duration, BIO low, synchronous 2H+7 2H+5 2H+5 ns tw(BIO)A Pulse duration, BIO low, asynchronous 4H 4H 4H ns tw(INTH)S Pulse duration, INTn, NMI high (synchronous) 2H+7 2H+7 2H+7 ns tw(INTH)A Pulse duration, INTn, NMI high (asynchronous) 4H 4H 4H ns tw(INTL)S Pulse duration, INTn, NMI low (synchronous) 2H+7 2H+7 2H+7 ns tw(INTL)A Pulse duration, INTn, NMI low (asynchronous) 4H 4H 4H ns tw(INTL)WKP Pulse duration, INTn, NMI low for IDLE2/IDLE3 wakeup 10 8 8 ns tsu(RS) Setup time, RS before X2/CLKIN low§ 5 5 5 ns tsu(BIO) Setup time, BIO before CLKOUT low 10 2H 9 2H 8 2H ns tsu(INT) Setup time, INTn, NMI, RS before CLKOUT low 10 2H 9 2H 8 2H ns tsu(MPMC) Setup time, MP/MC before CLKOUT low 10 8 8 ns † The external interrupts (INT0–INT3, NMI) are synchronized to the core CPU by way of a two flip-flop synchronizer which samples these inputs with consecutive falling edges of CLKOUT. The input to the interrupt pins is required to represent a 1–0–0 sequence at the timing that is corresponding to three CLKOUTs sampling sequence. ‡ If the PLL mode is selected, then at power-on sequence, or at wakeup from IDLE3, RS must be held low for at least 50 µs to assure synchronization and lock-in of the PLL. § Divide-by-two mode ¶ Note that RS may cause a change in clock frequency, therefore changing the value of H (see the PLL section). |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |