I/O Structures in IGLOOe and ProASIC3E Devices

36

v1.4

Conclusion

IGLOOe and ProASIC3E support for multiple I/O standards minimizes board-level components and

makes possible a wide variety of applications. The Actel Designer software, integrated with Actel

Libero IDE, presents a clear visual display of I/O assignments, allowing users to verify I/O and board-

level design requirements before programming the device. The IGLOOe and ProASIC3E device I/O

features and functionalities ensure board designers can produce low-cost and low-power FPGA

applications fulfilling the complexities of contemporary design needs.

Related Documents

Handbook Documents

Board-Level Considerations

http://www.actel.com/documents/BoardLevelCons_AN.pdf

DDR for Actel’s Low-Power Flash Devices

http://www.actel.com/documents/LPD_DDR_HBs.pdf

Flash*Freeze Technology and Low-Power Modes in IGLOO and ProASIC3L Devices

http://www.actel.com/documents/LPD_FlashFreeze_HBs.pdf

Global Resources in Actel Low-Power Flash Devices

http://www.actel.com/documents/LPD_Global_HBs.pdf

Pin Descriptions

http://www.actel.com/documents/LPD_PinDescriptions_HBs.pdf

Power-Up/-Down Behavior of Low-Power Flash Devices

http://www.actel.com/documents/LPD_PowerUp_HBs.pdf

ProASIC3/E SSO and Pin Placement and Guidelines

http://www.actel.com/documents/PA3_E_SSO_HBs.pdf

User’s Guides

Actel Libero IDE User’s Guide

http://www.actel.com/documents/libero_ug.pdf

IGLOO, Fusion, and ProASIC3 Macro Library Guide

http://www.actel.com/documents/pa3_libguide_ug.pdf

SmartGen Core Reference Guide

http://www.actel.com/documents/genguide_ug.pdf