UPSD3233 datasheet(112/170 Pages) STMICROELECTRONICS

112 / 170 page

uPSD3234A, uPSD3234BV, uPSD3233B, uPSD3233BV

112/170

PLDS

The PLDs bring programmable logic functionality

to the uPSD. After specifying the logic for the

PLDs in PSDsoft Express, the logic is pro-

grammed into the device and available upon Pow-

er-up.

Table 90. DPLD and CPLD Inputs

Note: 1. These inputs are not available in the 52-pin package.

The PSD Module contains two PLDs: the Decode

PLD (DPLD), and the Complex PLD (CPLD). The

PLDs are briefly discussed in the next few para-

graphs, and in more detail in Decode PLD

(DPLD), page 114,

and

Complex

PLD

(CPLD), page 115. Figure 58., page 113 shows

the configuration of the PLDs.

The DPLD performs address decoding for Select

signals for PSD Module components, such as

memory, registers, and I/O ports.

The CPLD can be used for logic functions, such as

loadable counters and shift registers, state ma-

chines, and encoding and decoding logic. These

logic functions can be constructed using the Out-

put Macrocells (OMC), Input Macrocells (IMC),

and the AND Array. The CPLD can also be used

to generate External Chip Select (ECS1-ECS2)

signals.

The AND Array is used to form product terms.

These product terms are specified using PSDsoft.

The PLD input signals consist of internal MCU sig-

nals and external inputs from the I/O ports. The in-

put signals are shown in Table 90.

The Turbo Bit in PSD Module

The PLDs can minimize power consumption by

switching off when inputs remain unchanged for

an extended time of about 70ns. Resetting the

Turbo Bit to '0' (Bit 3 of PMMR0) automatically

places the PLDs into standby if no inputs are

changing. Turning the Turbo Mode off increases

propagation delays while reducing power con-

sumption.

See POWER MANAGEMENT, page 128, on how

to set the Turbo Bit.

Additionally, five bits are available in PMMR2 to

block MCU control signals from entering the PLDs.

This reduces power consumption and can be used

only when these MCU control signals are not used

in PLD logic equations.

Each of the two PLDs has unique characteristics

suited for its applications. They are described in

the following sections.

Input Source

Input Name

Number

Signals

MCU Address Bus

A15-A0

MCU Control Signals

PSEN, RD, WR,

ALE

RESET

RST

Power-down

PDN

Port A Input

Macrocells(1)

PA7-PA0

Port B Input

Macrocells

PB7-PB0

Port C Input

Macrocells

PC2-4, PC7

Port D Inputs

PD2-PD1

Page Register

PGR7-PGR0

Macrocell AB

Feedback

MCELLAB.FB7-

FB0

Macrocell BC

Feedback

MCELLBC.FB7-

FB0

Flash memory

Program Status Bit

Ready/Busy

UPSD3233 датащи(PDF) 112 Page - STMicroelectronics

UPSD3233 датащи(HTML) 112 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL