UPSD3233 datasheet(50/170 Pages) STMICROELECTRONICS

50 / 170 page

uPSD3234A, uPSD3234BV, uPSD3233B, uPSD3233BV

50/170

Mode 0. Putting either Timer into Mode 0 makes

it look like an 8048 Timer, which is an 8-bit Counter

with a divide-by-32 prescaler. Figure 22., page 51

shows the Mode 0 operation as it applies to

Timer1.

In this mode, the Timer register is configured as a

13-bit register. As the count rolls over from all '1s'

to all '0s,' it sets the Timer Interrupt Flag TF1. The

counted input is enabled to the Timer when TR1 =

1 and either GATE = 0 or /INT1 = 1. (Setting GATE

= 1 allows the Timer to be controlled by external in-

put /INT1, to facilitate pulse width measurements).

TR1 is a control bit in the Special Function Regis-

ter TCON (TCON Control Register). GATE is in

TMOD.

The 13-bit register consists of all 8 bits of TH1 and

the lower 5 bits of TL1. The upper 3 bits of TL1 are

indeterminate and should be ignored. Setting the

run flag does not clear the registers.

Mode 0 operation is the same for the Timer0 as for

Timer1. Substitute TR0, TF0, and /INT0 for the

corresponding

Timer1

signals

Figure

22., page 51. There are two different GATE Bits,

one for Timer1 and one for Timer0.

Mode 1. Mode 1 is the same as Mode 0, except

that the Timer register is being run with all 16 bits.

Table 38. TMOD Register (TMOD)

Table 39. Description of the TMOD Bits

543210

Gate

C/T

Gate

C/T

Bit

Symbol

Timer

Function

7Gate

Timer 1

Gating control when set. Timer/Counter 1 is enabled only while INT1 pin is High and

TR1 control pin is set. When cleared, Timer 1 is enabled whenever TR1 control bit is set

6C/T

Timer or Counter selector, cleared for timer operation (input from internal system clock);

set for counter operation (input from T1 input pin)

(M1,M0)=(0,0): 13-bit Timer/Counter, TH1, with TL1 as 5-bit prescaler

(M1,M0)=(0,1): 16-bit Timer/Counter. TH1 and TL1 are cascaded. There is no prescaler.

(M1,M0)=(1,0): 8-bit auto-reload Timer/Counter. TH1 holds a value which is to be

reloaded into TL1 each time it overflows

(M1,M0)=(1,1): Timer/Counter 1 stopped

4M0

3Gate

Timer 0

Gating control when set. Timer/Counter 0 is enabled only while INT0 pin is High and

TR0 control pin is set. When cleared, Timer 0 is enabled whenever TR0 control bit is set

2C/T

Timer or Counter selector, cleared for timer operation (input from internal system clock);

set for counter operation (input from T0 input pin)

(M1,M0)=(0,0): 13-bit Timer/Counter, TH0, with TL0 as 5-bit prescaler

(M1,M0)=(0,1): 16-bit Timer/Counter. TH0 and TL0 are cascaded. There is no prescaler.

(M1,M0)=(1,0): 8-bit auto-reload Timer/Counter. TH0 holds a value which is to be

reloaded into TL0 each time it overflows

(M1,M0)=(1,1): TL0 is an 8-bit Timer/Counter controlled by the standard TImer 0 control

bits. TH0 is an 8-bit timer only controlled by Timer 1 control bits

0M0

UPSD3233 датащи(PDF) 50 Page - STMicroelectronics

UPSD3233 датащи(HTML) 50 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL