поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

M66596FP датащи(PDF) 65 Page - Renesas Technology Corp

номер детали M66596FP
подробное описание детали  ASSP (USB2.0 Dual Function Controller)
PDF  131 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  RENESAS [Renesas Technology Corp]
домашняя страница  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

M66596FP датащи(HTML) 65 Page - Renesas Technology Corp

Back Button M66596FP Datasheet HTML 61Page - Renesas Technology Corp M66596FP Datasheet HTML 62Page - Renesas Technology Corp M66596FP Datasheet HTML 63Page - Renesas Technology Corp M66596FP Datasheet HTML 64Page - Renesas Technology Corp M66596FP Datasheet HTML 65Page - Renesas Technology Corp M66596FP Datasheet HTML 66Page - Renesas Technology Corp M66596FP Datasheet HTML 67Page - Renesas Technology Corp M66596FP Datasheet HTML 68Page - Renesas Technology Corp M66596FP Datasheet HTML 69Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 65 / 131 page
background image
M66596FP/WG
rev .1.00
2006.3.14
page 65 of 127
If a Zero-Length packet has been received, the pertinent bit of the BRDYSTS register goes to “1”, but the data of
the pertinent packet cannot be read. The buffer should be cleared (“BCLR=1”) after clearing the BRDYSTS register.
With PIPE1-PIPE7, if DMA transfer is being carried out in the reading direction, interrupts can be generated in
transfer units, by setting the BFRE bit of the PIPECFG register.
Zero-Length packet reception
Data packet reception using BFRE = 0 (Short Packet / Transaction Counter / Buffer Full)
Token Packet
Zero-Length Packet /
Short Data Packet /
Data Packet (Full)
(Transaction Count)
USB bus
ACK Handshake
Data packet reception using BFRE = 1 (Short Packet / Transaction Counter)
Token Packet
USB bus
ACK Handshake
Buffer Read
Packet transmission
Token Packet
Data Packet
USB bus
ACK Handshake
Buffer Write
Short Data Packet /
Data Packet
(Transaction Count)
BRDY interrupt
BRDY interrupt
BRDY interrupt
A BRDY interrupt is generated because
reading from the buffer is enabled.
A BRDY interrupt is generated because
writing to the buffer is enabled.
A BRDY interrupt is generated
because the transfer has ended.
Figure 3.13 Timing at which BRDY interrupts are generated
The conditions on which this controller clears the BRDY bit of INTSTS0 register change with setting values of the
BRDYM
bit of INTENB1 register. BRDY bit clear conditions are shown in Table 3.10.
Table 3.10 Conditions for elimination of the BRDY bit
BRDYM
Conditions for elimination of the BRDY bit
0
When software clears all enabled bits of the BRDYSTS register, the controller clears the BRDY
bit.
1
When the controller clears all BSTS bits which corresponding to BRDY interrupt enebled pipe,
the controller clears the BRDY bit.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com