C167CS-L datasheet(64/81 Pages) INFINEON

64 / 81 page

C167CS-4R

C167CS-L

Data Sheet

V2.2, 2001-08

A/D Converter Characteristics

(Operating Conditions apply)

Table 13

A/D Converter Characteristics

Parameter

Symbol

Limit Values

Unit Test

Condition

min.

max.

Analog reference supply

VAREF SR

4.0

VDD + 0.1

1) TUE is tested at V

AREF = 5.0 V, VAGND = 0 V, VDD = 4.9 V. It is guaranteed by design for all other voltages

within the defined voltage range.

If the analog reference supply voltage exceeds the power supply voltage by up to 0.2 V

(i.e.

VAREF = VDD = +0.2 V) the maximum TUE is increased to ±3/11 LSB. This range is not 100% tested.

The specified TUE is guaranteed only if the absolute sum of input overload currents on Port 5 pins and P1H

pins (see

IOV specification) does not exceed 10 mA.

During the reset calibration sequence the maximum TUE may be

±4 LSB (±12 LSB for channels 16 … 23).

Analog reference ground

VAGNDSR

VSS - 0.1 VSS + 0.2

–

Analog input voltage range

VAIN SR

VAGND

VAREF

2) V

AIN may exceed VAGND or VAREF up to the absolute maximum ratings. However, the conversion result in

these cases will be X000H or X3FFH, respectively.

Basic clock frequency

fBC

0.5

6.25

MHz 3)

3) The limit values for f

BC must not be exceeded when selecting the CPU frequency and the ADCTC setting.

Conversion time

–

tBC + tS

+ 2

tCPU

–

tCPU = 1/fCPU

4) This parameter includes the sample time t

S, the time for determining the digital result and the time to load the

result register with the conversion result.

Values for the basic clock

tBC depend on programming and can be taken from Table 14.

This parameter depends on the ADC control logic. It is not a real maximum value, but rather a fixum.

Calibration time after reset

tCAL

–

3328

tBC

–

Total unadjusted error

TUE

CC1) –

±2

LSB Channels

0 … 15

–

±10

LSB Channels

16 … 23

Internal resistance of

reference voltage source

RAREF SR

–

tBC/60

- 0.25

Ω

tBC in [ns]

6)7)

Internal resistance of

analog source

RASRC SR

–

tS/450

- 0.25

Ω

tS in [ns]

7)8)

ADC input capacitance

CAIN CC

–

C167CS-L датащи(PDF) 64 Page - Infineon Technologies AG

C167CS-L датащи(HTML) 64 Page - Infineon Technologies AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81

датащи скачать

ссылки URL