| поискавой системы для электроныых деталей |
|
DSP56F826 датащи(PDF) 15 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
DSP56F826 датащи(HTML) 15 Page - Freescale Semiconductor, Inc |
|
15 / 60 page ![]() Signals and Package Information 56F827 Technical Data, Rev. 12 Freescale Semiconductor 15 GPIOB0 124 Input/Output Port B GPIO—These eight dedicated General Purpose I/O (GPIO) pins can be individually programmed as input or output pins. After reset, the default state is GPIO input. GPIOB1 123 GPIOB2 122 GPIOB3 121 GPIOB4 120 GPIOB5 119 GPIOB6 118 GPIOB7 117 GPIOD0 98 Input/ Output Port D GPIO—These eight dedicated GPIO pins can be individually programmed as an input or output pins. After reset, the default state is GPIO input. GPIOD1 97 GPIOD2 96 GPIOD3 95 GPIOD4 94 GPIOD5 93 GPIOD6 92 GPIOD7 91 SRD (GPIOC0) 55 Input/Output Input/Output SSI Receive Data (SRD)—This input pin receives serial data and transfers the data to the SSI Receive Shift Receiver. Port C GPIO—This is a General Purpose I/O (GPIO) pin with the capability of being individually programmed as input or output. After reset, the default state is GPIO input. SRFS (GPIOC1) 54 Input/Output Input/Output SSI Serial Receive Frame Sync (SRFS)—This bidirectional pin is used by the receive section of the SSI as frame sync I/O or flag I/O. The STFS can be used only by the receiver. It is used to synchronize data transfer and can be an input or an output. Port C GPIO—This is a General Purpose I/O (GPIO) pin with the capability of being individually programmed as input or output. After reset, the default state is GPIO input. SRCK (GPIOC2) 53 Input/Output Input/Output SSI Serial Receive Clock (SRCK)—This bidirectional pin provides the serial bit rate clock for the Receive section of the SSI. The clock signal can be continuous or gated and can be used by both the transmitter and receiver in synchronous mode. Port C GPIO—This is a General Purpose I/O (GPIO) pin with the capability of being individually programmed as input or output. After reset, the default state is GPIO input. Table 2-2 56F827 Signal and Package Information for the 128 Pin LQFP (Continued) Signal Name Pin No. Type Description |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |