DSP56F826 datasheet(57/60 Pages) FREESCALE

номер детали	DSP56F826

подробное описание детали	16-bit Digital Signal Controllers

PDF	60 Pages

Scroll/Zoom	100%

производитель	FREESCALE [Freescale Semiconductor, Inc]

домашняя страница	http://www.freescale.com

Logo

57 / 60 page

Electrical Design Considerations

56F827 Technical Data, Rev. 12

Freescale Semiconductor

•

Bypass the VDD and VSS layers of the PCB with approximately 100μF, preferably with a high-grade

capacitor such as a tantalum capacitor.

•

Because the controller’s output signals have fast rise and fall times, PCB trace lengths should be minimal.

•

Consider all device loads as well as parasitic capacitance due to PCB traces when calculating capacitance.

This is especially critical in systems with higher capacitive loads that could create higher transient currents

in the VDD and VSS circuits.

•

Take special care to minimize noise levels on the VREF, VDDA and VSSA pins.

•

When using Wired-OR mode on the SPI or the IRQx pins, the user must provide an external pull-up device.

•

Designs that utilize the TRST pin for JTAG port or OnCE module functionality (such as development or

debugging systems) should allow a means to assert TRST whenever RESET is asserted, as well as a means

to assert TRST independently of RESET. TRST must be asserted at power up for proper operation. Designs

that do not require debugging functionality, such as consumer products, TRST should be tied low.

•

Because the Flash memory is programmed through the JTAG/OnCE port, designers should provide an

interface to this port to allow in-circuit Flash programming.

DSP56F826 датащи(PDF) 57 Page - Freescale Semiconductor, Inc