DSP56F826 datasheet(24/60 Pages) FREESCALE

24 / 60 page

56F827 Technical Data, Rev. 12

Freescale Semiconductor

PWM pin output sink current4

IOLP

—

Input capacitance

CIN

—8

—

Output capacitance

COUT

—12

—

VDD supply current

IDDT5

Run 6

—60

Wait7

—35

Stop

—6

Low Voltage Interrupt, VDDIO power supply8

VEIO

2.4

2.7

3.0

Low Voltage Interrupt, VDD power supply9

VEIC

2.0

2.2

2.4

Power-on Reset10

VPOR

—1.7

2.0

1. Schmitt Trigger inputs are: EXTBOOT, IRQA, IRQB, RESET, TCS, TCK, TRST, TMS, TDI, and RXD1.

2. Analog inputs are: ANA[0:7], XTAL and EXTAL. Specification assumes ADC is not sampling.

3. PWM pin output source current measured with 50% duty cycle.

4. PWM pin output sink current measured with 50% duty cycle.

5. IDDT = IDD + IDDA (Total supply current for VDD + VDDA)

6. Run (operating) IDD measured using 4MHz clock source. All inputs 0.2V from rail; outputs unloaded. All ports configured as inputs;

measured with all modules enabled.

7. Wait IDD measured using external square wave clock source (fosc = 4MHz) into XTAL; all inputs 0.2V from rail; no DC loads; less

than 50pF on all outputs. CL = 20pF on EXTAL; all ports configured as inputs; EXTAL capacitance linearly affects wait IDD; measured

with PLL enabled.

8. This low-voltage interrupt monitors the VDDIO power supply. If VDDIO drops below VEIO, an interrupt is generated. Functionality of

the device is guaranteed under transient conditions when VDDIO >VEIO (between the minimum specified VDDIO and the point when

the VEIO interrupt is generated).

9. This low-voltage interrupt monitors the VDD power supply. If VDDIO drops below VEIC, an interrupt is generated. Functionality of

the device is guaranteed under transient conditions when VDD >VEIC (between the minimum specified VDD and the point when the

VEIC interrupt is generated).

10. Power

–on reset occurs whenever the VDD power supply drops below VPOR. While power is ramping up, this signal remains active

as long as VDD is below VPOR, no matter how long the ramp-up rate is.

Table 3-4 DC Electrical Characteristics (Continued)

Operating Conditions: VSSIO=VSS = VSSA = 0V, VDDA =VDDIO=3.0–3.6V, VDD = 2.25–2.75V, TA = –40° to +85°C, CL ≤ 50pF, fop = 80MHz

Characteristic

Symbol

Min

Typ

Max

Unit

DSP56F826 датащи(PDF) 24 Page - Freescale Semiconductor, Inc

DSP56F826 датащи(HTML) 24 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60

датащи скачать

ссылки URL