PSD4235G2 datasheet(52/89 Pages) STMICROELECTRONICS

52 / 89 page

PSD4235G2

52/89

Table 39. Port Operating Modes

Note: 1. Can be multiplexed with other I/O functions.

2. Available to Motorola 16-bit 683xx and HC16 families of MCUs.

Table 40. Port Operating Mode Settings

Note: 1. N/A = Not Applicable

2. The direction of the Port A,B,C, and F pins are controlled by the Direction Register ORed with the individual output enable product

term (.oe) from the CPLD AND Array.

3. Any of these three methods enables the JTAG pins on Port E.

4. Control Register setting is not applicable to Ports A, B and C.

Port Mode

Port A

Port B

Port C

Port D

Port E

Port F

Port G

MCU I/O

Yes

PLD I/O

McellA Outputs

McellB Outputs

Additional Ext. CS Outputs

PLD Inputs

Yes

Address Out

Yes (A7 – 0)

or (A15 – 8)

Address In

Yes

Data Port

Yes

Peripheral I/O

Yes

JTAG ISP

Yes1

MCU Reset Mode2

Yes

Mode

Defined in PSDsoft

Express

Control

Setting

Direction

Setting

VM Register

Setting

JTAG Enable

MCU I/O

Declare pins only

0 (Note 4)

1 = output,

0 = input

(Note 2)

N/A

PLD I/O

Declare pins and

Logic equations

N/A

(Note 2)

N/A

Data Port (Port F, G)

Selected for MCU

with non-multiplexed

bus

N/A

Address Out

(Port E, F, G)

Declare pins only

1 (Note 2)

N/A

Address In

(Port A, B, C, D, F)

Declare pins or Logic

equation for Input

Macrocells

N/A

Peripheral I/O

(Port F)

Logic equations

(PSEL0 and PSEL1)

N/A

PIO bit = 1

N/A

JTAG ISP 3

Declare pins only

N/A

JTAG_Enable

MCU Reset Mode

Specific pin logic level N/A

N/A

PSD4235G2 датащи(PDF) 52 Page - STMicroelectronics

PSD4235G2 датащи(HTML) 52 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89

датащи скачать

ссылки URL