поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

PSD4235G2 датащи(PDF) 33 Page - STMicroelectronics

номер детали PSD4235G2
подробное описание детали  Flash In-System Programmable ISP Peripherals For 16-bit MCUs 5V Supply
PDF  89 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

PSD4235G2 датащи(HTML) 33 Page - STMicroelectronics

Back Button PSD4235G2 Datasheet HTML 29Page - STMicroelectronics PSD4235G2 Datasheet HTML 30Page - STMicroelectronics PSD4235G2 Datasheet HTML 31Page - STMicroelectronics PSD4235G2 Datasheet HTML 32Page - STMicroelectronics PSD4235G2 Datasheet HTML 33Page - STMicroelectronics PSD4235G2 Datasheet HTML 34Page - STMicroelectronics PSD4235G2 Datasheet HTML 35Page - STMicroelectronics PSD4235G2 Datasheet HTML 36Page - STMicroelectronics PSD4235G2 Datasheet HTML 37Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 33 / 89 page
background image
33/89
PSD4235G2
DECODE PLD (DPLD)
The DPLD, shown in Figure 13, is used for decod-
ing the address for internal and external compo-
nents. The DPLD can be used to generate the
following decode signals:
s
8 Sector Select (FS0-FS7) signals for the
primary Flash memory (three product terms
each)
s
4 Sector Select (CSBOOT0-CSBOOT3) signals
for the secondary Flash memory (three product
terms each)
s
1 internal SRAM Select (RS0) signal (three
product terms)
s
1 internal CSIOP Select (PSD Configuration
Register) signal
s
1 JTAG Select signal (enables JTAG-ISP on
Port E)
s
2 internal Peripheral Select signals
(Peripheral I/O mode).
Figure 13. DPLD Logic Array
Note: 1. The address inputs are A19-A4 when in 80C51XA mode
2. Additional address lines can be brought ino the PSD via Port A, B, C, D, or F.
(INPUTS)
(32)
(8)
(16)
(1)
PDN (APD OUTPUT)
I /O PORTS (PORT A,B,F)
(8)
PGR0 - PGR7
(8)
MCELLAB.FB [7:0] (FEEDBACKS)
MCELLBC.FB [7:0] (FEEDBACKS)
A[15:0]
*
(4)
(3)
PD[3:0] (ALE,CLKIN,CSI)
CNTRL[2:0] (READ/WRITE CONTROL SIGNALS)
(1)
(1)
RESET
RD_BSY
RS0
CSIOP
PSEL0
PSEL1
8 PRIMARY FLASH
MEMORY SECTOR SELECTS
SRAM SELECT
I/O DECODER
SELECT
PERIPHERAL I/O MODE
SELECT
CSBOOT 0
CSBOOT 1
CSBOOT 2
CSBOOT 3
FS0
FS7
3
3
3
3
3
3
3
3
3
3
3
3
3
JTAGSEL
AI05738
FS1
FS2
FS3
FS6
FS5
FS4
1
1
1
1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com