поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

UPSD3422 датащи(PDF) 62 Page - STMicroelectronics

номер детали UPSD3422
подробное описание детали  Turbo Plus Series Fast Turbo 8032 MCU with USB and Programmable Logic
PDF  293 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

UPSD3422 датащи(HTML) 62 Page - STMicroelectronics

Back Button UPSD3422 Datasheet HTML 58Page - STMicroelectronics UPSD3422 Datasheet HTML 59Page - STMicroelectronics UPSD3422 Datasheet HTML 60Page - STMicroelectronics UPSD3422 Datasheet HTML 61Page - STMicroelectronics UPSD3422 Datasheet HTML 62Page - STMicroelectronics UPSD3422 Datasheet HTML 63Page - STMicroelectronics UPSD3422 Datasheet HTML 64Page - STMicroelectronics UPSD3422 Datasheet HTML 65Page - STMicroelectronics UPSD3422 Datasheet HTML 66Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 62 / 293 page
background image
MCU clock generation
uPSD34xx
62/293
Table 22.
CCON0: Clock Control Register (SFR F9h, reset value 50h)
Table 23.
CCON1 PLL Control Register (SFR FAh, reset value 00h)
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
PLLM[4]
PLLEN
UPLLCE
DBGCE
CPUAR
CPUPS[2:0]
Bit
Symbol
R/W
Definition
7
PLLM[4]
R,W
Upper bit of the 5-bit PLLM[4:0] Multiplier (Default: '0' for
PLLM = 00h)
6
PLLEN
R,W
PLL Enable
0 = Disable PLL operation
1 = Enable PLL operation (Default condition after reset)
5
UPLLCE
R,W
USB Clock Enable
0 = USB clock is disabled (Default condition after reset)
1 = USB clock is enabled
4DBGCE
R,W
Debug Unit Breakpoint Comparator Enable
0 = JTAG Debug Unit comparators are disabled
1 = JTAG Debug Unit comparators are enabled (Default
condition after reset)
3
CPUAR
R,W
Automatic MCU Clock Recovery
0 = There is no change of CPUPS[2:0] when an interrupt
occurs.
1 = Contents of CPUPS[2:0] automatically become 000b
whenever any interrupt occurs.
2:0
CPUPS
R,W
MCUCLK Pre-Scaler
000b: fMCU = fOSC (Default after reset)
001b: fMCU = fOSC/2
010b: fMCU = fOSC/4
011b: fMCU = fOSC/8
100b: fMCU = fOSC/16
101b: fMCU = fOSC/32
110b: fMCU = fOSC/1024
111b: fMCU = fOSC/2048
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
PLLM[3:0]
PLLD[3:0]
Bit
Symbol
R/W
Definition
7:4
PLLM[3:0]
R,W
Lower 4 bits of the 5-bit PLLM[4:0] Multiplier (Default after
reset: PLLM = 00h)
PLLM[4] is in the CCON0 Register.
3:0
PLLD[3:0]
R,W
4-bit PLL Divider (Default after reset: PLLD = 0h)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com