| поискавой системы для электроныых деталей |
|
MPC8280 датащи(PDF) 227 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8280 датащи(HTML) 227 Page - Freescale Semiconductor, Inc |
|
227 / 1386 page ![]() Reset MPC8280 PowerQUICC II Family Reference Manual, Rev. 1 Freescale Semiconductor 5-3 Figure 5-4 shows the power-on reset flow. Figure 5-1. Power-on Reset Flow 5.1.3 HRESET Flow The HRESET flow may be initiated externally by asserting HRESET or internally when the chip detects a reason to assert HRESET. In both cases the chip continues asserting HRESET and SRESET throughout the HRESET flow. The HRESET flow begins with the hard reset configuration sequence, which configures the chip as explained in Section 5.4, “Reset Configuration.” After the chip asserts HRESET and SRESET for 1,024 input clock cycles, it releases both signals and exits the HRESET flow. An external pull-up resistor should negate the signals. After negation is detected, a 16-cycle period is taken before testing the presence of an external (hard/soft) reset. 5.1.4 SRESET Flow The SRESET flow may be initiated externally by asserting SRESET or internally when the chip detects a cause to assert SRESET. In both cases the chip asserts SRESET for 512 input clock cycles, after which the chip releases SRESET and exits the SRESET flow. An external pull-up resistor should negate SRESET; after negation is detected, a 16-cycle period is taken before testing the presence of an external (hard/soft) reset. While SRESET is asserted, internal hardware is reset but hard reset configuration does not change. PORESET PORESET Internal HRESET Input Output SRESET Output External pin is asserted for min 16 RSTCONF is sampled for master determination MODCK[1–3] are sampled. MODCK_HI bits are ready for PLL PLL is locked (no external indication) HRESET /SRESET are extended for 512/515 CLKIN (respectively), from PLL lock time. PLL locking period PORESET to internal logic is extended for 1024 CLKIN. In reset configuration mode: reset configuration sequence occurs in this period. Interval depends on PLL locking time. |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |