поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

MPC8280 датащи(PDF) 208 Page - Freescale Semiconductor, Inc

номер детали MPC8280
подробное описание детали  PowerQUICC??II Family Reference Manual
PDF  1386 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  FREESCALE [Freescale Semiconductor, Inc]
домашняя страница  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8280 датащи(HTML) 208 Page - Freescale Semiconductor, Inc

Back Button MPC8280 Datasheet HTML 204Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 205Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 206Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 207Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 208Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 209Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 210Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 211Page - Freescale Semiconductor, Inc MPC8280 Datasheet HTML 212Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 208 / 1386 page
background image
System Interface Unit (SIU)
MPC8280 PowerQUICC II Family Reference Manual, Rev. 1
4-36
Freescale Semiconductor
4.3.2.7
Internal Memory Map Register (IMMR)
The internal memory map register (IMMR), shown in Figure 4-29, contains identification of a specific
device as well as the base address for the internal memory map. Software can deduce availability and
location of any on-chip system resources from the values in IMMR. PARTNUM and MASKNUM are
mask programmed and cannot be changed for any particular device.
18
LPBSE
Local bus parity byte select enable.
0 Parity byte select is disabled. LGPL4 output of UPM is available for memory control.
1 Parity byte select is enabled. LGPL4 pin is used as local bus parity byte select output from the
MPC8280.
19
—
Reserved, should be cleared.
20
DBA
Data output buffer impedance configuration. The pins in this group include D[0-63] and
PWE[0-7]/PSDDQM[0-7]/PBS[0-7].
0 The output buffer typical impedance is 45
Ω.
1 The output buffer typical impedance is 25
Ω.
21
ABA
Address output buffer impedance configuration. The pins in this group include A[0-31],
PSDA10/PGPL0, PSDWE/PGPL1, POE/PSDRAS/PGPL2, PSDCAS/PGPL3, PGTA/PUPM,
WAIT/PGPl4, PSDAMUX/PGPL5 and BNKSEL[0:2].
0 The output buffer typical impedance is 45
Ω.
1 The output buffer typical impedance is 25
Ω.
22–31
—
Reserved, should be cleared.
0
13
14
15
Field
ISB
—
Reset
Depends on reset configuration sequence. See Section 5.4.1, “Hard Reset Configuration Word.”
R/W
R/W
Addr
0x101A8
16
23
24
31
Field
PARTNUM
MASKNUM
Reset
0000_1010
0000_0000
R/W
R
Addr
0x101AA
Figure 4-29. Internal Memory Map Register (IMMR)
Table 4-12. SIUMCR Register Field Descriptions (continued)
Bits
Name
Description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com