поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

PM5366 датащи(PDF) 59 Page - PMC-Sierra, Inc

номер детали PM5366
подробное описание детали  HIGH DENSITY 84/63 CHANNEL VT/TU MAPPER AND M13 MULTIPLEXER
PDF  267 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  PMC [PMC-Sierra, Inc]
домашняя страница  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM5366 датащи(HTML) 59 Page - PMC-Sierra, Inc

Back Button PM5366 Datasheet HTML 55Page - PMC-Sierra, Inc PM5366 Datasheet HTML 56Page - PMC-Sierra, Inc PM5366 Datasheet HTML 57Page - PMC-Sierra, Inc PM5366 Datasheet HTML 58Page - PMC-Sierra, Inc PM5366 Datasheet HTML 59Page - PMC-Sierra, Inc PM5366 Datasheet HTML 60Page - PMC-Sierra, Inc PM5366 Datasheet HTML 61Page - PMC-Sierra, Inc PM5366 Datasheet HTML 62Page - PMC-Sierra, Inc PM5366 Datasheet HTML 63Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 59 / 267 page
background image
PRELIMINARY
PM5366 TEMAP-84
DATASHEET
PMC-2010672
ISSUE 1
HIGH DENSITY 84/63 CHANNEL VT/TU MAPPER
AND M13 MULTIPLEXER
PROPRIETARY AND CONFIDENTIAL
47
Pin Name
Type
Pin
No.
Function
S77
Input
D10 The SBI 77.76 MHz select input determines the
expected frequency of SREFCLK. If S77 is low,
SREFCLK is expected to be 19.44 MHz. If S77 is
high, SREFCLK is expected to be 77.76 MHz and data
is driven and sampled every fourth cycle.
This signal is a don't care when the SYSOPT register
bits are binary 01 (H-MVIP interface). In this mode,
SREFCLK is required to be 19.44 MHz.
S77 must be held static.
SDC1FP
I/O
B3
SBI Drop C1 Frame Pulse (SDC1FP). The SDC1FP
C1 frame pulse synchronizes devices interfacing to the
Insert SBI bus. The frame pulse indicates SBI bus
multiframe alignment which occurs every 500
µS,
therefore this signal is pulsed every 9720 SREFCLK
cycles (38880 cycles if S77 is high). This signal does
not need to occur every SBI multiframe and is also
used to indicate T1 and E1 multiframe alignment in
synchronous SBI mode by pulsing at multiples of every
12 SBI multiframes (48 T1/E1 frames). In synchronous
locked mode, as selected by the SYNCSBI context bit
programmed through the RX-SBI-ELST Indirect
Channel Data register, SDC1FP pulses every 116640
SREFCLK cycles (466560 cycles if S77 is high). If the
SYNCSBI bit is logic 1 for at least one tributary,
SDC1FP must indicate T1 and E1 multiframe
alignment.
The TEMAP-84 can be configured to generate this
frame pulse. Only one device on the SBI bus should
generate this signal. By default this signal is not
enabled to generate the frame pulse.
If a SDC1FP pulse is received at an unexpected cycle,
the Drop bus with become high-impedence until two
consecutive valid SDC1FP pulses occur.
The system frame pulse is a single SREFCLK cycle
long and is updated on the rising edge of SREFCLK.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com