поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

PM5366 датащи(PDF) 49 Page - PMC-Sierra, Inc

номер детали PM5366
подробное описание детали  HIGH DENSITY 84/63 CHANNEL VT/TU MAPPER AND M13 MULTIPLEXER
PDF  267 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  PMC [PMC-Sierra, Inc]
домашняя страница  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM5366 датащи(HTML) 49 Page - PMC-Sierra, Inc

Back Button PM5366 Datasheet HTML 45Page - PMC-Sierra, Inc PM5366 Datasheet HTML 46Page - PMC-Sierra, Inc PM5366 Datasheet HTML 47Page - PMC-Sierra, Inc PM5366 Datasheet HTML 48Page - PMC-Sierra, Inc PM5366 Datasheet HTML 49Page - PMC-Sierra, Inc PM5366 Datasheet HTML 50Page - PMC-Sierra, Inc PM5366 Datasheet HTML 51Page - PMC-Sierra, Inc PM5366 Datasheet HTML 52Page - PMC-Sierra, Inc PM5366 Datasheet HTML 53Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 267 page
background image
PRELIMINARY
PM5366 TEMAP-84
DATASHEET
PMC-2010672
ISSUE 1
HIGH DENSITY 84/63 CHANNEL VT/TU MAPPER
AND M13 MULTIPLEXER
PROPRIETARY AND CONFIDENTIAL
37
Pin Name
Type
Pin
No.
Function
XCLK_T1
Input
E2
T1 Crystal Clock Input (XCLK_T1). This input clocks
the digital phase locked loop that performs jitter
attenuation on the T1 recovered clocks which drive the
RECVCLK1/2/3 outputs. XCLK_T1 is nominally a
37.056 MHz ± 32ppm, 50% duty cycle clock.
This input may be tied to ground in applications that do
not use the RECVCLK1/2/3 outputs as 1.544 MHz
clocks.
XCLK_E1
Input
F3
E1 Crystal Clock Input (XCLK_E1). This input clocks
the digital phase locked loop that performs jitter
attenuation on the E1 recovered clocks which drive the
RECVCLK1/2/3 outputs. XCLK_E1 is nominally a
49.152 MHz ± 32ppm, 50% duty cycle clock when
configured for E1 modes.
This input may be tied to ground in applications that do
not use the RECVCLK1/2/3 outputs as 2.048 MHz
clocks.
Telecom Line Side Interface
LREFCLK
Input
Y4
Line Reference Clock (LREFCLK). This signal
provides reference timing for the SONET telecom bus
interface. On the incoming byte interface of the
telecom bus, LDC1J1V1, LDDATA[7:0], LDDP, LDPL,
LDTPL, LDV5, LDAIS and LAC1 are sampled of the
rising edge or LREFCLK. In the outgoing byte
interface, LADATA[7:0], LADP, LAPL, LAC1J1V1 and
LAOE/LATPL are updated on the rising edge of
LREFCLK.
This clock may be held low if the Telecom Bus
interface is unused.
This clock is nominally a 19.44 MHz +/-50ppm or
77.76 MHz +/-50ppm clock with a 50% duty cycle. This
clock must be phase locked to SREFCLK and can be
external connected to SREFCLK.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com