поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

PM5366 датащи(PDF) 44 Page - PMC-Sierra, Inc

номер детали PM5366
подробное описание детали  HIGH DENSITY 84/63 CHANNEL VT/TU MAPPER AND M13 MULTIPLEXER
PDF  267 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  PMC [PMC-Sierra, Inc]
домашняя страница  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM5366 датащи(HTML) 44 Page - PMC-Sierra, Inc

Back Button PM5366 Datasheet HTML 40Page - PMC-Sierra, Inc PM5366 Datasheet HTML 41Page - PMC-Sierra, Inc PM5366 Datasheet HTML 42Page - PMC-Sierra, Inc PM5366 Datasheet HTML 43Page - PMC-Sierra, Inc PM5366 Datasheet HTML 44Page - PMC-Sierra, Inc PM5366 Datasheet HTML 45Page - PMC-Sierra, Inc PM5366 Datasheet HTML 46Page - PMC-Sierra, Inc PM5366 Datasheet HTML 47Page - PMC-Sierra, Inc PM5366 Datasheet HTML 48Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 44 / 267 page
background image
PRELIMINARY
PM5366 TEMAP-84
DATASHEET
PMC-2010672
ISSUE 1
HIGH DENSITY 84/63 CHANNEL VT/TU MAPPER
AND M13 MULTIPLEXER
PROPRIETARY AND CONFIDENTIAL
32
Pin Name
Type
Pin
No.
Function
TFPO/TMFPO/
TGAPCLK[3]
TFPO/TMFPO/
TGAPCLK[2]
TFPO/TMFPO/
TGAPCLK[1]
Output F4
J4
M3
Framer Transmit Frame Pulse/Multi-frame Pulse
Reference (TFPO/TMFPO[3:1]). TFPO/TMFPO[3:1]
are valid when the TEMAP-84 is configured as DS3
framers by setting the OPMODE_SPEx[2:0] bits in the
SPE Configuration registers and setting the TXGAPEN
bit to 0 in the DS3 and E3 Master Unchannelized
Interface Options register.
In DS3 mode, TFPO[3:1] pulse high for 1 out of every
85 clock cycles, giving a reference M-subframe
indication. In E3 mode, TFPO[3:1] pulse high to mark
the first bit of the frame.
In DS3 mode, TMFPO[3:1] pulse high for 1 out of
every 4760 clock cycles, giving a reference M-frame
indication. TMFPO[3:1] behaves the same as
TFPO[3:1] for E3 applications. This is selected by
setting the TXMFPO bit in the DS3 and E3 Master
Unchannelized Interface Options Registers.
TFPO/TMFPO[3:1] will be updated on the falling edge
of TICLK when the associated TDATIFALL register bit
is a logic 0 and on the rising edge when TDATIFALL is
a logic 1.
Framer Gapped Transmit Clock (TGAPCLK[3:1]).
TGAPCLK[3:1] are valid when the TEMAP-84 is
configured as DS3 framers by setting the
OPMODE_SPEx[2:0] bits in the SPE Configuration
registers and setting the TXGAPEN bit to 1 in the DS3
and E3 Master Unchannelized Interface Options
register.
TGAPCLK[3:1] are derived from the transmit reference
clocks TICLK[3:1] or from the receive clock if loop-
timed. The overhead bit (gapped) positions are
generated internal to the device. TGAPCLK[3:1] are
held high during the overhead bit positions. This clock
is useful for interfacing to devices which source
payload data only.
TGAPCLK[3:1] are used to sample the associated
TDATI[3:1] inputs.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com