поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

PM5366 датащи(PDF) 40 Page - PMC-Sierra, Inc

номер детали PM5366
подробное описание детали  HIGH DENSITY 84/63 CHANNEL VT/TU MAPPER AND M13 MULTIPLEXER
PDF  267 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  PMC [PMC-Sierra, Inc]
домашняя страница  http://www.pmc-sierra.com
Logo PMC - PMC-Sierra, Inc

PM5366 датащи(HTML) 40 Page - PMC-Sierra, Inc

Back Button PM5366 Datasheet HTML 36Page - PMC-Sierra, Inc PM5366 Datasheet HTML 37Page - PMC-Sierra, Inc PM5366 Datasheet HTML 38Page - PMC-Sierra, Inc PM5366 Datasheet HTML 39Page - PMC-Sierra, Inc PM5366 Datasheet HTML 40Page - PMC-Sierra, Inc PM5366 Datasheet HTML 41Page - PMC-Sierra, Inc PM5366 Datasheet HTML 42Page - PMC-Sierra, Inc PM5366 Datasheet HTML 43Page - PMC-Sierra, Inc PM5366 Datasheet HTML 44Page - PMC-Sierra, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 40 / 267 page
background image
PRELIMINARY
PM5366 TEMAP-84
DATASHEET
PMC-2010672
ISSUE 1
HIGH DENSITY 84/63 CHANNEL VT/TU MAPPER
AND M13 MULTIPLEXER
PROPRIETARY AND CONFIDENTIAL
28
8
PIN DESCRIPTION
Pin Name
Type
Pin
No.
Function
DS3 and E3 Line Side Interface
RCLK[3]
RCLK[2]
RCLK[1]
Input
P1
T1
Y1
Receive Input Clocks (RCLK[3:1]). RCLK[3:1]
provide the receive direction timing for the three DS3s
or E3s. RCLK[3:1] are nominally 44.736 MHz or
34.368 MHz, 50% duty cycle clock inputs.
RPOS/RDAT[3]
RPOS/RDAT[2]
RPOS/RDAT[1]
Input
P2
U1
V3
Positive Input Pulse (RPOS[3:1]). RPOS[3:1]
represent the positive pulses received on the B3ZS-
encoded DS3s or HDB3-encoded E3s when dual rail
input format is selected.
Receive Data Input (RDAT[3:1]). RDAT[3:1]
represent the NRZ (unipolar) DS3 or E3 input data
streams when single rail input format is selected.
RPOS[3:1] and RDAT[3:1] are sampled on the rising
edge of the associated RCLK by default and may be
enabled to be sampled on the falling edge of the
associated RCLK by setting the RFALL bit in the
DS3/E3 Master Receive Line Options register.
RNEG/RLCV[3]
RNEG/RLCV[2]
RNEG/RLCV[1]
Input
P3
T3
W2
Negative Input Pulse (RNEG[3:1]). RNEG[3:1]
represent the negative pulses received on the B3ZS-
encoded DS3s or HDB3-encoded E3s when dual rail
input format is selected.
Line code violation (RLCV[3:1]). RLCV[3:1]
represent receive line code violations when single rail
input format is selected.
RNEG[3:1] and RLCV[3:1] are sampled on the rising
edge of the associated RCLK by default and may be
enabled to be sampled on the falling edge of RCLK by
setting the RFALL bit in the DS3/E3 Master Receive
Line Options register.
TCLK[3]
TCLK[2]
TCLK[1]
Output R3
V1
W3
Transmit Clock (TCLK[3:1]). TCLK[3:1] provide
timing for circuitry downstream of the DS3 and E3
transmitters of the TEMAP-84. TCLK[3:1] are
nominally 44.736 MHz or 34.368 MHz, 50% duty cycle
clocks.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com