поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

M25PX32-VMP6F датащи(PDF) 43 Page - STMicroelectronics

номер детали M25PX32-VMP6F
подробное описание детали  32-Mbit, dual I/O, 4-Kbyte subsector erase, serial Flash memory with 75 MHz SPI bus interface
PDF  63 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

M25PX32-VMP6F датащи(HTML) 43 Page - STMicroelectronics

Back Button M25PX32-VMP6F Datasheet HTML 39Page - STMicroelectronics M25PX32-VMP6F Datasheet HTML 40Page - STMicroelectronics M25PX32-VMP6F Datasheet HTML 41Page - STMicroelectronics M25PX32-VMP6F Datasheet HTML 42Page - STMicroelectronics M25PX32-VMP6F Datasheet HTML 43Page - STMicroelectronics M25PX32-VMP6F Datasheet HTML 44Page - STMicroelectronics M25PX32-VMP6F Datasheet HTML 45Page - STMicroelectronics M25PX32-VMP6F Datasheet HTML 46Page - STMicroelectronics M25PX32-VMP6F Datasheet HTML 47Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 43 / 63 page
background image
M25PX32
Instructions
43/63
6.14
Write to Lock Register (WRLR)
The Write to Lock Register (WRLR) instruction allows bits to be changed in the Lock
Registers. Before it can be accepted, a Write Enable (WREN) instruction must previously
have been executed. After the Write Enable (WREN) instruction has been decoded, the
device sets the Write Enable Latch (WEL).
The Write to Lock Register (WRLR) instruction is entered by driving Chip Select (S) Low,
followed by the instruction code, three address bytes (pointing to any address in the targeted
sector and one data byte on Serial Data input (DQ0). The instruction sequence is shown in
Figure 22. Chip Select (S) must be driven High after the eighth bit of the data byte has been
latched in, otherwise the Write to Lock Register (WRLR) instruction is not executed.
Lock Register bits are volatile, and therefore do not require time to be written. When the
Write to Lock Register (WRLR) instruction has been successfully executed, the Write
Enable Latch (WEL) bit is reset after a delay time less than tSHSL minimum value.
Any Write to Lock Register (WRLR) instruction, while an Erase, Program or Write cycle is in
progress, is rejected without having any effects on the cycle that is in progress.
Figure 22.
Write to Lock Register (WRLR) instruction sequence
Table 10.
Lock Register in(1)
1.
Values of (b1, b0) after Power-up are defined in Section 7: Power-up and Power-down.
Sector
Bit
Value
All sectors
b7-b2
‘0’
b1
Sector Lock Down bit value (refer to Table 9)
b0
Sector Write Lock bit value (refer to Table 9)
AI13740
C
DQ0
S
23
2
1
3456789 10
28 29 30 31 32 33 34 35
22 21
3210
36 37 38
Instruction
24-Bit Address
0
765432
0
1
Lock Register
In
39
MSB
MSB



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com