поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

M25PX32-VMP6F датащи(PDF) 35 Page - STMicroelectronics

номер детали M25PX32-VMP6F
подробное описание детали  32-Mbit, dual I/O, 4-Kbyte subsector erase, serial Flash memory with 75 MHz SPI bus interface
PDF  63 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

M25PX32-VMP6F датащи(HTML) 35 Page - STMicroelectronics

Back Button M25PX32-VMP6F Datasheet HTML 31Page - STMicroelectronics M25PX32-VMP6F Datasheet HTML 32Page - STMicroelectronics M25PX32-VMP6F Datasheet HTML 33Page - STMicroelectronics M25PX32-VMP6F Datasheet HTML 34Page - STMicroelectronics M25PX32-VMP6F Datasheet HTML 35Page - STMicroelectronics M25PX32-VMP6F Datasheet HTML 36Page - STMicroelectronics M25PX32-VMP6F Datasheet HTML 37Page - STMicroelectronics M25PX32-VMP6F Datasheet HTML 38Page - STMicroelectronics M25PX32-VMP6F Datasheet HTML 39Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 35 / 63 page
background image
M25PX32
Instructions
35/63
6.9
Read Lock Register (RDLR)
The device is first selected by driving Chip Select (S) Low. The instruction code for the Read
Lock Register (RDLR) instruction is followed by a 3-byte address (A23-A0) pointing to any
location inside the concerned sector. Each address bit is latched-in during the rising edge of
Serial Clock (C). Then the value of the Lock Register is shifted out on Serial Data output
(DQ1), each bit being shifted out, at a maximum frequency fC, during the falling edge of
Serial Clock (C).
The instruction sequence is shown in Figure 16.
The Read Lock Register (RDLR) instruction is terminated by driving Chip Select (S) High at
any time during data output.
Any Read Lock Register (RDLR) instruction, while an Erase, Program or Write cycle is in
progress, is rejected without having any effects on the cycle that is in progress.
Figure 16.
Read Lock Register (RDLR) instruction sequence and data-out sequence
Table 9.
Lock Register out(1)
1.
Values of (b1, b0) after Power-up are defined in Section 7: Power-up and Power-down.
Bit
Bit name
Value
Function
b7-b2
Reserved
b1
Sector Lock Down
‘1’
The Write Lock and Lock Down bits cannot be changed.
Once a ‘1’ is written to the Lock Down bit it cannot be cleared
to ‘0’, except by a power-up.
‘0’
The Write Lock and Lock Down bits can be changed by
writing new values to them.
b0
Sector Write Lock
‘1’
Write, Program and Erase operations in this sector will not be
executed. The memory contents will not be changed.
‘0’
Write, Program and Erase operations in this sector are
executed and will modify the sector contents.
C
DQ0
AI13738
S
DQ1
23
2
1
3456789 10
28 29 30 31 32 33 34 35
22 21
3210
36 37 38
76543
1
0
High Impedance
Lock Register Out
Instruction
24-bit address
0
MSB
MSB
2
39



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com