поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

CLRC663 датащи(PDF) 95 Page - NXP Semiconductors

номер детали CLRC663
подробное описание детали  High performance multi-protocol NFC frontend CLRC663 and CLRC663 plus
PDF  177 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NXP [NXP Semiconductors]
домашняя страница  http://www.nxp.com
Logo NXP - NXP Semiconductors

CLRC663 датащи(HTML) 95 Page - NXP Semiconductors

Back Button CLRC663 Datasheet HTML 91Page - NXP Semiconductors CLRC663 Datasheet HTML 92Page - NXP Semiconductors CLRC663 Datasheet HTML 93Page - NXP Semiconductors CLRC663 Datasheet HTML 94Page - NXP Semiconductors CLRC663 Datasheet HTML 95Page - NXP Semiconductors CLRC663 Datasheet HTML 96Page - NXP Semiconductors CLRC663 Datasheet HTML 97Page - NXP Semiconductors CLRC663 Datasheet HTML 98Page - NXP Semiconductors CLRC663 Datasheet HTML 99Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 95 / 177 page
background image
NXP Semiconductors
CLRC663
High performance multi-protocol NFC frontend CLRC663 and CLRC663 plus
9.13.2 LFO_Trimm
Bit
7
6
5
4
3
2
1
0
Symbol
LFO_trimm
Access
rights
r/w
Table 173. LFO_Trimm register (address 3Ch)
Bit
Symbol
Description
7 to 0
LFO_trimm
Trimm value. Refer to Section 8.8.3.
Note: If the trimm value is increased, the frequency of the oscillator decreases.
Table 174. LFO_Trimm bits
9.13.3 PLL_Ctrl Register
The PLL_Ctrl register implements the control register for the IntegerN PLL. Two stages exist to create the
ClkOut signal from the 27.12 MHz input. In the first stage, the 27.12 MHz input signal is multiplied by the value
defined in PLLDiv_FB and divided by two, and the second stage divides this frequency by the value defined by
PLLDIV_Out.
Bit
7
6
5
4
3
2
1
0
Symbol
ClkOutSel
ClkOut_En
PLL_PD
PLLDiv_FB
Access
rights
r/w
r/w
r/w
r/w
Table 175. PLL_Ctrl register (address3Dh)
Bit
Symbol
Description
7 to 4
CLkOutSel
• 0h - pin CLKOUT is used as I/O
• 1h - pin CLKOUT shows the output of the analog PLL
• 2h - pin CLKOUT is hold on 0
• 3h - pin CLKOUT is hold on 1
• 4h - pin CLKOUT shows 27.12 MHz from the crystal
• 5h - pin CLKOUT shows 13.56 MHz derived from the crystal
• 6h - pin CLKOUT shows 6.78 MHz derived from the crystal
• 7h - pin CLKOUT shows 3.39 MHz derived from the crystal
• 8h - pin CLKOUT is toggled by the Timer0 overflow
• 9h - pin CLKOUT is toggled by the Timer1 overflow
• Ah - pin CLKOUT is toggled by the Timer2 overflow
• Bh - pin CLKOUT is toggled by the Timer3 overflow
• Ch...Fh - RFU
3
ClkOut_En
Enables the clock at Pin CLKOUT
2
PLL_PD
PLL power down
1-0
PLLDiv_FB
PLL feedback divider
Table 176. PLL_Ctrl register bits
CLRC663
All information provided in this document is subject to legal disclaimers.
© 2024 NXP B.V. All rights reserved.
Product data sheet
Rev. 5.3 — 3 January 2024
95 / 177



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com