CLRC663 datasheet(45/177 Pages) NXP

45 / 177 page

NXP Semiconductors

CLRC663

High performance multi-protocol NFC frontend CLRC663 and CLRC663 plus

8.6.5 Symbol generator

The symbol generator is used to create various protocol symbols. These can be e.g. SOF or EOF symbols as

they are used by the ISO14443 protocols or proprietary protocol symbols like the CS symbol as used by the

ICODE EPC protocol.

Symbols are defined by means of the symbol definition registers and the mode registers. Four different symbols

can be used. Two of them, Symbol0 and Symbol1 have a maximum pattern length of 16 bit and feature a burst

length of up to 256 bits of either logic "0" or logic "1". The Symbol2 and Symbol3 are limited to 8-bit pattern

length and do not support a burst.

The definition of symbol patterns is done by writing the bit sequence of the pattern to the appropriate register.

The last bit of the pattern to be sent is located at the LSB of the register. By setting the symbol length in the

symbol-length register (TxSym10Len and TxSym32Len), the definition of the symbol pattern is completed. All

other bits at bit-position higher than the symbol length in the definition register are ignored. (Example: length of

Symbol2 = 5, bit7 and bit6 are ignored, bit5 to bit0 define the symbol pattern, bit5 is sent first)

Which symbol-pattern is sent can be configured in the TxFrameCon register. Symbol0, Symbol1 and Symbol2

can be sent before data packets, Symbol1, Symbol2 and Symbol3 can be sent after data packets. Each symbol

is defined by a set of registers. Symbols are configured by a pair of registers. Symbol0 and Symbol1 share the

same configuration and Symbol2 and Symbol3 share the same configuration. The configuration includes setting

of bit-clock- and subcarrier-frequency, as well as selection of the pulse type/length and the envelope type.

8.7 Memory

8.7.1 Memory overview

The CLRC663 implements three different memories: EEPROM, FIFO and Registers.

At startup, the initialization of the registers which define the behavior of the IC is performed by an automatic

copy of an EEPROM area (read/write EEPROM section1 and section2, register reset) into the registers. The

behavior of the CLRC663 can be changed by executing the command LoadProtocol, which copies a selected

default protocol from the EEPROM (read-only EEPROM section4, register Set Protocol area) into the registers.

The read/write EEPROM section2 can be used to store any user data or predefined register settings. These

predefined settings can be copied with the command "LoadRegister" into the internal registers.

The FIFO is used as Input/Out buffer and is able to improve the performance of a system with limited interface

speed.

8.7.2 EEPROM memory organization

The CLRC663 has implemented an EEPROM non-volatile memory with a size of 8 kB. The EEPROM is

organized in pages of 64 bytes. One page of 64 bytes can be programmed at a time. Defined purposes had

been assigned to specific memory areas of the EEPROM, which are called Sections. Five sections 0..4 with

different purpose do exist.

Section

Page

Byte addresses

Access

rights

Memory content

00 to 31

product information and configuration

32 to 63

r/w

product configuration

1 to 2

64 to 191

r/w

Table 35. EEPROM memory organization

CLRC663

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 5.3 — 3 January 2024

45 / 177

CLRC663 датащи(PDF) 45 Page - NXP Semiconductors

CLRC663 датащи(HTML) 45 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL