CLRC663 datasheet(67/177 Pages) NXP

67 / 177 page

NXP Semiconductors

CLRC663

High performance multi-protocol NFC frontend CLRC663 and CLRC663 plus

Bit

Symbol

Description

LoAlertIRQ

Set, when bit LoAlert in register Status1 is set. In opposition to LoAlert, LoAlertIRQ stores this

event.

IdleIRQ

Set, when a command terminates by itself e.g. when the Command changes its value from any

command to the Idle command. If an unknown command is started, the Command changes its

content to the idle state and the bit IdleIRQ is set. Starting the Idle command by the Controller

does not set bit IdleIRQ.

TxIRQ

Set, when data transmission is completed, which is immediately after the last bit is sent.

RxIRQ

Set, when the receiver detects the end of a data stream.

Note: This flag is no indication that the received data stream is correct. The error flags have to

be evaluated to get the status of the reception.

ErrIRQ

Set, when the one of the following errors is set:

FifoWrErr, FiFoOvl, ProtErr, NoDataErr, IntegErr.

RxSOFlrq

Set, when a SOF or a subcarrier is detected.

Table 64. IRQ0 bits...continued

9.5.2 IRQ1 register

Interrupt request register 1.

Bit

Symbol

Set

GlobalIRQ LPCD_IRQ Timer4IRQ

Timer3IRQ

Timer2IRQ

Timer1IRQ Timer0IRQ

Access

rights

Table 65. IRQ1 register (address 07h)

Bit

Symbol

Description

Set

1: writing a 1 to a bit position 5..0 sets the interrupt request

0: Writing a 1 to a bit position 5..0 clears the interrupt request

GlobalIRQ

Set, if an enabled IRQ occurs.

LPCD_IRQ

Set if a card is detected in Low-power card detection sequence.

Timer4IRQ

Set to logic 1 when Timer4 has an underflow.

Timer3IRQ

Set to logic 1 when Timer3 has an underflow.

Timer2IRQ

Set to logic 1 when Timer2 has an underflow.

Timer1IRQ

Set to logic 1 when Timer1 has an underflow.

Timer0IRQ

Set to logic 1 when Timer0 has an underflow.

Table 66. IRQ1 bits

9.5.3 IRQ0En register

Interrupt request enable register for IRQ0. This register allows defining if an interrupt request is processed by

the CLRC663.

CLRC663

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 5.3 — 3 January 2024

67 / 177

CLRC663 датащи(PDF) 67 Page - NXP Semiconductors

CLRC663 датащи(HTML) 67 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL