поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

CLRC663 датащи(PDF) 92 Page - NXP Semiconductors

номер детали CLRC663
подробное описание детали  High performance multi-protocol NFC frontend CLRC663 and CLRC663 plus
PDF  177 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NXP [NXP Semiconductors]
домашняя страница  http://www.nxp.com
Logo NXP - NXP Semiconductors

CLRC663 датащи(HTML) 92 Page - NXP Semiconductors

Back Button CLRC663 Datasheet HTML 88Page - NXP Semiconductors CLRC663 Datasheet HTML 89Page - NXP Semiconductors CLRC663 Datasheet HTML 90Page - NXP Semiconductors CLRC663 Datasheet HTML 91Page - NXP Semiconductors CLRC663 Datasheet HTML 92Page - NXP Semiconductors CLRC663 Datasheet HTML 93Page - NXP Semiconductors CLRC663 Datasheet HTML 94Page - NXP Semiconductors CLRC663 Datasheet HTML 95Page - NXP Semiconductors CLRC663 Datasheet HTML 96Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 92 / 177 page
background image
NXP Semiconductors
CLRC663
High performance multi-protocol NFC frontend CLRC663 and CLRC663 plus
Bit
7
6
5
4
3
2
1
0
Symbol
MinLevel
MinLevelP
Access
rights
r/w
r/w
Table 163. RxThreshold register (address 37h)
Bit
Symbol
Description
7 to 4
MinLevel
Defines the MinLevel of the reception.
Note: The MinLevel should be higher than the noise level in the system.
3 to 0
MinLevelP
Defines the MinLevel of the phase shift detector unit.
Table 164. RxThreshold bits
9.12.5 Rcv
Bit
7
6
5
4
3
2
1
0
Symbol
Rcv_Rx_single
Rx_ADCmode
SigInSel
RFU
CollLevel
Access
rights
r/w
r/w
r/w
-
r/w
Table 165. Rcv register (address 38h)
Bit
Symbol
Description
7
Rcv_Rx_single
Single RXP Input Pin Mode;
0: Fully Differential
1: Quasi-Differential
6
Rx_ADCmode
Defines the operation mode of the Analog Digital Converter (ADC)
0: normal reception mode for ADC
1: LPCD mode for ADC
5 to 4
SigInSel
Defines input for the signal processing unit:
0h - idle
1h - internal analog block (RX)
2h - signal in over envelope (ISO/IEC14443A)
3h - signal in over s3c-generic
3 to 2
RFU
-
1 to 0
CollLevel
Defines the strength of a signal to be interpreted as a collision:
0h - Collision has at least 1/8 of signal strength
1h - Collision has at least 1/4 of signal strength
2h - Collision has at least 1/2 of signal strength
3h - Collision detection is switched off
Table 166. Rcv bits
9.12.6 RxAna
This register allows setting the gain (rcv_gain) and high pass corner frequencies (rcv_hpcf).
CLRC663
All information provided in this document is subject to legal disclaimers.
© 2024 NXP B.V. All rights reserved.
Product data sheet
Rev. 5.3 — 3 January 2024
92 / 177



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com