| поискавой системы для электроныых деталей |
|
INA700 датащи(PDF) 21 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
INA700 датащи(HTML) 21 Page - Texas Instruments |
|
21 / 50 page ![]() 7.5 Programming 7.5.1 I2C Serial Interface The INA700 operates only as a secondary device on both the SMBus and I2C interfaces. Connections to the bus are made through the open-drain SDA and SCL lines. The SDA and SCL pins feature integrated spike suppression filters and Schmitt triggers to minimize the effects of input spikes and bus noise. Although the device integrates spike suppression into the digital I/O lines, proper layout techniques help minimize the amount of coupling into the communication lines. This noise introduction occurs from capacitive coupling signal edges between the two communication lines themselves or from other switching noise sources present in the system. Routing traces in parallel with ground in between layers on a printed circuit board (PCB) typically reduces the effects of coupling between the communication lines. Shielded communication lines reduce the possibility of incorrectly interpreting unintended noise coupling into the digital I/O lines as start or stop commands. The INA700 supports the transmission protocol for fast mode (1 kHz to 400 kHz) and high-speed mode (1 kHz to 2.94 MHz). All data bytes are transmitted most significant byte (MSB) first and follow the SMBus 3.0 transfer protocol. To communicate with the INA700, the main device must first address secondary devices through a secondary device address byte. The secondary device address byte consists of seven address bits and a direction bit that indicates whether the action is to be a read or write operation. The device has a single address pin, A0. Table 7-2 lists the pin logic levels for each of the four possible addresses. The device samples the state of the address pin on every bus communication. Establish the pin states before any activity on the interface occurs. Table 7-2. Address Pins and Secondary Device Addresses A0 DEVICE ADDRESS GND 1000100 VS 1000101 SDA 1000110 SCL 1000111 Note When connecting the A0 pin to SDA to set the device address, an additional hold time of 100 ns is needed on the MSB of the I2C address to ensure correct device addressing. 7.5.1.1 Writing to and Reading Through the I2C Serial Interface Accessing a specific register on the INA700 is accomplished by writing the appropriate value to the register pointer. See Register Maps for a complete list of registers and corresponding addresses. The value for the register pointer (as shown in Figure 7-13) is the first byte transferred after the secondary device address byte with the R/W bit low. Every write operation to the device requires a value for the register pointer. Writing to a register begins with the first byte transmitted by the main device. This byte is the secondary device address, with the R/W bit low. The device then acknowledges receipt of a valid address. The next byte transmitted by the main device is the address of the register to be accessed. This register address value updates the register pointer to the desired internal device register. The next two bytes are written to the register addressed by the register pointer. The device acknowledges receipt of each data byte. The main device can end data transfer by generating a start or stop condition. When reading from the device, the last value stored in the register pointer by a write operation determines which register is read during a read operation. To change the register pointer for a read operation, a new value must be written to the register pointer. This write is accomplished by issuing a secondary device address byte with the R/W bit low, followed by the register pointer byte. No additional data are required. The main device then generates a start condition and sends the address byte for the secondary device with the R/W bit high to initiate the read command. The next byte is transmitted by the secondary device and is the most significant byte of the register indicated by the register pointer. This byte is followed by an Acknowledge from the main device; then www.ti.com INA700 SBOSAB4A – MAY 2023 – REVISED SEPTEMBER 2023 Copyright © 2023 Texas Instruments Incorporated Submit Document Feedback 21 Product Folder Links: INA700 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |