UPD17062 datasheet(108/298 Pages) RENESAS

108 / 298 page

106

µPD17062

11. INTERRUPT

An interrupt temporarily stops the program being executed in response to a request from the peripheral

hardware (INTNC pin, timer, VSYNC pin or serial interface). The interrupt then branches the program flow to

a predetermined address (vector address).

11.1

INTERRUPT BLOCK CONFIGURATION

Fig. 11-1 shows the interrupt block configuration.

The interrupt block consists of the interrupt request control blocks, interrupt enable flip-flop (INTE), stack

pointer, address stack register, program counter, and interrupt stack. The interrupt request control blocks

control interrupt requests from the INTNC pin, timer, VSYNC pin, and serial interface. The interrupt enable flip-

flop (INTE) sets all interrupt permissions. The stack pointer, address stack register, program counter, and

interrupt stack are controlled when an interrupt is accepted.

The interrupt request processing block in the peripheral hardware consists of the IRQ

××× flip-flop, IP×××

flip-flop, and vector address generator (VAG). The IRQ

××× flip-flop detects an interrupt request, the IP××× flip-

flop sets an interrupt permission, and the vector address generator (VAG) specifies a vector address at

interrupt acceptance.

The IRQ

××× flip-flop and IP××× flip-flop correspond to the interrupt request flag and interrupt permission

flag, respectively, in the control register in one-to-one ratio.

UPD17062 датащи(PDF) 108 Page - Renesas Technology Corp