STWBC2-HP datasheet(65/96 Pages) STMICROELECTRONICS

65 / 96 page

SW RST and Clock gating

BB-DCDC

pll_clk_gated[0] /

sync_nrst_pll_0

BB-DCDC IP

QF controller

pll_clk_gated[0] /

sync_nrst_pll_0

Qfactor IP

HR-PWM(2)

sync_nrst_pll_0

Controls only the reset. The clock of HR-PWM

is directly provided by the pll_clk_gated[16:0] lines

disabling by PLL_ENABLE signal.

1. The trimming and DFT registers are reset with the main reset signal line.

2. The clock enable controllability PLL_CLK_GATED[15] line is reserved.

2.2.12.6

Operating parameters

Table 48 summarizes the IP functional operating parameters:

Table 48. RCC operating parameters

Parameter

Value

Comment

AFE input clock (CLK_IN)

16 MHz

Basic clock low speed

PLL reference output clock

16 MHz

Synch. with CLK_IN

CLK_OUT output clocks

16 MHz

Synch. with CLK_IN

PLL_CLK input clock

40 MHz

Clock high speed

PLL_CLK_GATED output clocks

40 MHZ

Synch. with PLL_CLK

CLK_DMD output clock

100 kHz

Synch. with CLK_IN

2.2.12.7

Configuration register overview

Table 49 shows the list of RCC configuration registers overview:

Table 49. RCC configuration registers overview

Registers overview

Name

Description

Type

Page

Offset

Reset val.

RCC_CLOCK_EN_0

Clock enabling of digital cells 0

R/W

0x38

0xFF

RCC_CLOCK_EN_1

Clock enabling of digital cells 1

R/W

0x39

0xFF

RCC_RESET_N_0

Reset of digital cells 0

R/W

0x3A

0xFF

RCC_RESET_N_1

Reset of digital cells 1

R/W

0x3B

0x1F

RCC_CLK_CONFIG_0

Clock configuration 0

R/W

0x3C

0x00

RCC_CLK_CONFIG_1

Clock configuration 1

R/W

0x3D

0x00

RCC_CLK_CONFIG_2

Clock configuration 2

R/W

0x3E

0x00

RCC_STATUS

Reset and clock status

0x3F

0x0Y(1)

1. Refer to register definition.

2.2.13

SPI slave interface

2.2.13.1

Overview

This block is the AFE communication interface with the MCU companion DIE; the SPI slave interface decodes

SPI serial signals and generates a corresponding parallel peripheral bus transaction.

Figure 64 shows the SPI block diagram overview.

STWBC2-HP

Digital AFE functions

DS13825 - Rev 1.0

page 65/96

STWBC2-HP датащи(PDF) 65 Page - STMicroelectronics

STWBC2-HP датащи(HTML) 65 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96

датащи скачать

ссылки URL