поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

STWBC2-HP датащи(PDF) 59 Page - STMicroelectronics

номер детали STWBC2-HP
подробное описание детали  Digital controller for wireless battery charger transmitters
PDF  96 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STWBC2-HP датащи(HTML) 59 Page - STMicroelectronics

Back Button STWBC2-HP Datasheet HTML 55Page - STMicroelectronics STWBC2-HP Datasheet HTML 56Page - STMicroelectronics STWBC2-HP Datasheet HTML 57Page - STMicroelectronics STWBC2-HP Datasheet HTML 58Page - STMicroelectronics STWBC2-HP Datasheet HTML 59Page - STMicroelectronics STWBC2-HP Datasheet HTML 60Page - STMicroelectronics STWBC2-HP Datasheet HTML 61Page - STMicroelectronics STWBC2-HP Datasheet HTML 62Page - STMicroelectronics STWBC2-HP Datasheet HTML 63Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 59 / 96 page
background image
Figure 58. NVM block diagram overview
Note:
For readability reasons, the block diagram shows only the most relevant signals.
2.2.11.3.1
NVM details operation
The memory command requests are set through the SPI register signals NVM_HW_REQ and NVM_PC_REQ
belonging to register NVM_CTRL_0, then the controller sets the NVM_BUSY bit notifying an access in progress
or the NVM_ABRT bit in case of an ongoing transaction triggering the FSM flow execution. As soon as the NVM
operation is completed the NVM_EOC status bit is set and the NVM_BUSY flag is reset. All status bits are reset
by the NVM_STS_CLR command bit.
The memory command operations are controlled by an internal FSM logic which generates the STANDBY
command at the beginning and at the end of any user command sequences to meet the NVM memory access
requirements.
The FSM works according to an embedded counter timer count value (the timer is enabled/disabled directly
from the FSM logic) an additional long timer counter is used to control the modify timing access used during
SOFT-ERASE, ERASE and WORD-PROGAM commands.
2.2.11.3.2
NVM clock operation
The NVM clock frequency is configured through the NVM_CLK_DIV[1:0] bit fields of register NVM_CTRL_2. In
order to minimize the dynamic power consumption, the CLK_NVM is enabled only during the memory command
execution. The CLK_NVM operating frequency should be configured in a range between 4 MHz to 5 MHz; the
clock line is generated by a programmable clock divider logic interconnected to the NVM controller “afe_clk” clock
signal.
Table 43 summarizes the NVM legal clock frequency configurations.
Table 43. NVM clock frequency configuration overview
AFE_CLK
NVM_CLK_DIV[1:0]
CLK_NVM
Comment
20 MHz
2
5 MHz
ATE_CLK
16 MHz
2
4 MHz
AFE_CLK
10 MHz
1
5 MHz
ATE_CLK
8 MHz
1
4 MHz
AFE_CLK
STWBC2-HP
Digital AFE functions
DS13825 - Rev 1.0
page 59/96



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com