поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

STWBC2-HP датащи(PDF) 63 Page - STMicroelectronics

номер детали STWBC2-HP
подробное описание детали  Digital controller for wireless battery charger transmitters
PDF  96 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STWBC2-HP датащи(HTML) 63 Page - STMicroelectronics

Back Button STWBC2-HP Datasheet HTML 59Page - STMicroelectronics STWBC2-HP Datasheet HTML 60Page - STMicroelectronics STWBC2-HP Datasheet HTML 61Page - STMicroelectronics STWBC2-HP Datasheet HTML 62Page - STMicroelectronics STWBC2-HP Datasheet HTML 63Page - STMicroelectronics STWBC2-HP Datasheet HTML 64Page - STMicroelectronics STWBC2-HP Datasheet HTML 65Page - STMicroelectronics STWBC2-HP Datasheet HTML 66Page - STMicroelectronics STWBC2-HP Datasheet HTML 67Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 63 / 96 page
background image
2.2.12.5
Clock functionality
The AFE companion DIE has two asynchronous clock lines.
•
The main clock is originated by the MCU companion device after the initialization. The clock is
interconnected to a programmable divisor logic to select the AFE target operating frequency in a range
of 8 – 16 MHz. The main clock is supplied to the PLL reference clock line in a range of 8 – 18 MHz.
•
The high-speed clock is provided by a PLL phase locked circuit interconnected to a 17 phase DLL which
provides 17 clocks up to 40 MHz
Note:
After reset the CLK_OUT is equal to the CLK_IN.
Figure 61 shows the clock divisor circuit overview.
Figure 61. Clock divisor circuit overview
Figure 62 shows the clock enable circuit overview.
Figure 62. Clock enable circuit overview
Note:
1.
SYNC_NRST_PLL_0 used for DOMAIN_CLK_OUT[13-15]
2.
PLL_CLK_GATED[0] used for DOMAIN_CLK_OUT[13-15]
3.
The clock enable controllability of PLL_CLK_GATED[15] is reserved
4.
PLL_CLK_GATE[16:0] clock lines are directly interconnected to the HR-PWM IP
2.2.12.5.1
DMD clock
Figure 63 shows the clock circuit used to generate the demodulation comparator auto-zero offset functionality.
STWBC2-HP
Digital AFE functions
DS13825 - Rev 1.0
page 63/96



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com