 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
DRV8461SPWPR датащи(PDF) 12 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
DRV8461SPWPR датащи(HTML) 12 Page - Texas Instruments |
|
|
12 / 117 page  tHI_nSCS tSU_nSCS tSCLK tSCLKH tSCLKL MSB LSB tH_SDI tSU_SDI Z Z MSB LSB tH_nSCS tDIS_nSCS X X tD_SDO nSCS SCLK SDI SDO Figure 6-1. SPI Timing Diagram 6.5.2 STEP and DIR Timing Requirements Typical limits are at TJ = 25°C and VVM = 24 V. Over recommended operating conditions unless otherwise noted. NO. MIN MAX UNIT 1 ƒSTEP Step frequency 500(1) kHz 2 tWH_STEP Pulse duration, STEP high 970 ns 3 tWL_STEP Pulse duration, STEP low 970 ns 4 tSU_DIR, Mx Setup time, DIR or Mx to STEP rising 200 ns 5 tH_DIR, Mx Hold time, DIR or Mx to STEP rising 200 ns (1) STEP input can operate up to 500 kHz, but system bandwidth is limited by the motor load. STEP DIR, Mx 4 5 2 3 1 Figure 6-2. STEP and DIR Timing Diagram DRV8461 SLOSE98 – DECEMBER 2022 www.ti.com 12 Submit Document Feedback Copyright © 2022 Texas Instruments Incorporated Product Folder Links: DRV8461 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
