| поискавой системы для электроныых деталей |
|
VSC8658 датащи(PDF) 41 Page - Microsemi Corporation |
|
|
|||||||||||||||||||||||||||||
VSC8658 датащи(HTML) 41 Page - Microsemi Corporation |
|
41 / 95 page ![]() Configuration VMDS-10242 VSC8658 Datasheet Revision 4.1 33 Note Transmitter Test mode (bits 15:13) operates in the manner described in IEEE standard 802.3, section 40.6.1.1.2. When using any of the Transmitter Test modes, the Auto-Media Sense functionality must be disabled. For more information, see Extended PHY Control Set 1, page 37. 5.2.10 1000BASE-T Status The bits in register 10 of the main register space allow you to read the status of the 1000BASE-T communications enabled in the device. The following table shows the readouts. 5.2.11 Main Registers Reserved Addresses In the VSC8658 device main registers page space, registers 11 through 15 (0x0B through 0x0E) are reserved. 12 Master/slave manual configuration R/W 1 = Master/slave manual configuration enabled. 0 11 Master/slave value R/W This register is only valid when bit 9.12 is set to 1. 1 = Configure PHY as master during negotiation. 0 = Configure PHY as slave during negotiation. 0 10 Port type R/W 1 = Multi-port device. 0 = Single-port device. 1 9 1000BASE-T FDX capability R/W 1 = PHY is 1000BASE-T FDX capable. CMODE 8 1000BASE-T HDX capability R/W 1 = PHY is 1000BASE-T HDX capable. CMODE 7:0 Reserved R/W 0x00 Table 21 • 1000BASE-T Status, Address 10 (0x0A) Bit Name Access Description Default 15 Master/slave configuration fault RO This bit latches high. 1 = Master/slave configuration fault detected. 0 = No master/slave configuration fault detected. 0 14 Master/slave configuration resolution RO 1 = Local PHY configuration resolved to master. 0 = Local PHY configuration resolved to slave. 1 13 Local receiver status RO 1 = Local receiver is operating normally. 0 12 Remote receiver status RO 1 = Remote receiver OK. 0 11 LP 1000BASE-T FDX capability RO 1 = LP 1000BASE-T FDX capable. 0 10 LP 1000BASE-T HDX capability RO 1 = LP 1000BASE-T HDX capable. 0 9:8 Reserved RO 00 7:0 Idle error count RO This is a self-clearing bit. 0x00 Table 20 • 1000BASE-T Control, Address 9 (0x09) (continued) Bit Name Access Description Default |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |