FXPS7115D4 datasheet(58/72 Pages) NXP

58 / 72 page

NXP Semiconductors

FXPS7115D4

Digital absolute pressure sensor, 40 kPa to 115 kPa

FXPS7115D4

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 3 — 5 December 2019

58 / 72

Symbol

Parameter

Condition

Min

Typ

Max

Units

tHOLD_IN

MOSI data hold time

(SCLK = 90 % of VCC to

MOSI = 10/90 % of VCC)

[1] —

—

tHOLD_OUT

Serial interface timing[3]

MOSI data hold time

(SCLK = 90 % of VCC to

MISO = 10/90 % of VCC)

[1] 0

—

tVALID

Serial interface timing[3]

SCLK low to data valid

(SCLK = 10 % of VCC to

MISO = 10/90 % of VCC)

[1] —

—

tLAG

Serial interface timing[3]

SCLK low to SS_B high

(SCLK = 10 % of VCC to

SS_B = 90 % of VCC)

[1] —

—

tDISABLE

Serial interface timing[3]

SS_B high to MISO disable

(SS_B = 90 % of VCC to

MISO = Hi Z)

[1] —

—

tSSN

Serial interface timing[3]

SS_B high to SS_B low

(SS_B = 90 % of VCC to

SS_B = 90 % of VCC)

[1] —

500

—

tSLKSS

Serial interface timing[3]

SCLK low to SS_B low

(SCLK = 10 % of VCC to

SS_B = 90 % of VCC)

[1] —

—

tSSCLK

Serial interface timing[3]

SS_B high to SCLK high

(SS_B = 90 % of VCC to

SCLK = 90 % of VCC)

[1] —

—

tLAT_SPI

Data latency

—

Signal chain

tSigChain

Signal chain sample time

[4] —

—

μs

fc0

Cutoff frequency, filter

option #0, 4-pole

[2] [4] —

800

—

fc1

PABS low-pass filter

Cutoff frequency, filter

option #1, 4-pole

[2] [4] —

1000

—

tSigDelay

Signal delay (sinc filter to output delay,

excluding the PABS LPF)

[4] —

—

128

μs

fPackage

Package resonance frequency

[4] 27.1

—

kHz

Supply and support circuitry

tVCC_POR

VCC = VCCMIN to POR

release

[2] —

—

tPOR_I2C/POR_SPI

POR to first SPI command

[4] 0.400

—

0.700

tPOR_DataValid

POR to sensor data valid

[4] —

—

tRANGE_DataValid

Reset recovery (all modes, excluding

VCC voltage ramp time)

DSP setting change to

sensor data valid

[2] —

—

tSOFT_RESET_I2C

Soft reset activation time, command

complete to reset (no ACK follows)

[4] —

—

700

tSOFT_RESET_SPI

Soft reset activation time, SS_B high to

reset

[4] —

—

700

tCC_POR

VCC undervoltage detection delay

[4] —

—

μs

tUVOV_RCV

Undervoltage/overvoltage recovery

delay

[4] —

100

—

μs

[1]

Parameter verified by characterization.

[2]

Parameter verified by functional evaluation.

[3]

See Section 7.5.6, CMISO ≤ 80 pF, RMISO ≥ 10 kΩ

[4]

Functionality verified by modeling, simulation and/or design verification.

FXPS7115D4 датащи(PDF) 58 Page - NXP Semiconductors

FXPS7115D4 датащи(HTML) 58 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72

датащи скачать

ссылки URL