CS7620 datasheet(28/70 Pages) CIRRUS

28 / 70 page

CS7620

DS301PP2

4.1

Reset

Default = 00; Write (address 00h)

4.2

Power Down Control 1

Default = 00h; Read/Write (address 01h)

Bit Number

765432

Bit Name

Reserved

sft_rst

Default

----

---

Bit

Mnemonic

Function

7:1

Reserved

0sft_rst

Software Reset: When this bit is written with a ‘1’, all of the digital circuitry

and the registers will reset to their default values. It automatically clears after

4 pixel clock periods. The clocks remain running during the reset period.

Bit Number

765432

Bit Name

pd_vga

pd_adc

pd_ref

Reserved

pd_dac1

pd_dac2

Reserved

Default

000

Bit

Mnemonic

Function

pd_vga

DRX Front End Power Down: When written with a ‘1’, the DRX front end

circuitry powers down. Used for test purposes only.

pd_adc

ADC Power Down: When written with a ‘1’, the Analog-to-Digital converter

circuitry powers down. Used for test purposes only.

5pd_ref

Voltage Reference Power Down: When written with a ‘1’, the voltage refer-

ence generator powers down. Used for test purposes only.

4:3

Reserved

pd_dac1

DAC #1 Power Down: When written with a ‘1’, DAC #1 powers down. Should

be powered down when DAC#1 is not being used by the system.

pd_dac2

DAC #2 Power Down: When written with a ‘1’, DAC #2 powers down. Should

be powered down when DAC#2 is not being used by the system.

Reserved

CS7620 датащи(PDF) 28 Page - Cirrus Logic

CS7620 датащи(HTML) 28 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70

датащи скачать

ссылки URL