DSP56857 datasheet(211/662 Pages) FREESCALE

211 / 662 page

Overview, Rev. 4

Freescale Semiconductor

8-33

ESSI 0

0-2

P:$40

ESSI 0 Transmit Data

—

ESSI 0

0-2

P:$42

ESSI 0 Transmit Last Slot

—

ESSI 1

0-2

P:$44

ESSI 1 Receive Data w/ Exception Status

Only for 857-858

ESSI 1

0-2

P:$46

ESSI 1 Receive Data

Only for 857-858

ESSI 1

0-2

P:$48

ESSI 1 Receive Last Slot

Only for 857-858

ESSI 1

0-2

P:$4A

ESSI 1 Transmit Data w/ Exception Status

Only for 857-858

ESSI 1

0-2

P:$4C

ESSI 1 Transmit Data

Only for 857-858

ESSI 1

0-2

P:$4E

ESSI 1 Transmit Last Slot

Only for 857-858

SPI

0-2

P:$50

SPI Receiver Full

Not on 855

SPI

0-2

P:$52

SPI Transmitter Empty

Not on 855

SCI 0

0-2

P:$54

SCI 0 Transmitter Empty

—

SCI 0

0-2

P:$56

SCI 0 Transmitter Idle

—

SCI 0

0-2

P:$58

SCI 0 Receiver Idle

—

SCI 0

0-2

P:$5A

SCI 0 Receiver Error

(Receiver Overrun, Noise Error, Framing

Error, Parity Error)

—

SCI 0

0-2

P:$5C

SCI 0 Receiver Full

—

HI8

0-2

P:$5E

Host Receive Data

Not on 855

HI8

0-2

P:$60

Host Transmit Data

Not on 855

HI8

0-2

P:$62

Host Command (default)

Not on 855

TOD

0-2

P:$64

TOD Alarm

—

TOD

0-2

P:$66

TOD One Second Interval

—

Timer

0-2

P:$68

Timer Compare 0

—

Timer

0-2

P:$6A

Timer Overflow 0

—

Timer

0-2

P:$6C

Timer Input Edge Flag 0

—

Timer

0-2

P:$6E

Timer Compare 1

—

Timer

0-2

P:$70

Timer Overflow 1

—

Timer

0-2

P:$72

Timer Input Edge Flag 1

—

Timer

0-2

P:$74

Timer Compare 2

—

Timer

0-2

P:$76

Timer Overflow 2

—

Timer

0-2

P:$78

Timer Input Edge Flag 2

—

Timer

0-2

P:$7A

Timer Compare 3

—

Timer

0-2

P:$7C

Timer Overflow 3

—

Timer

0-2

P:$7E

Timer Input Edge Flag 3

—

core

-1

P:$80

SW interrupt LP

—

SCI 1

0-2

P:$82

SCI 1 Transmitter Empty

—

SCI 1

0-2

P:$84

SCI 1 Transmitter Idle

—

SCI 1

0-2

P:$86

SCI 1 Receiver Idle

—

SCI 1

0-2

P:$88

SCI 1 Receiver Error

(Receiver Overrun, Noise Error, Framing

Error, Parity Error)

—

Table 8-3. Interrupt Vector Table Contents (Continued)

Peripheral

Vector

Number

Priority

Level

Vector

Base

Address +

Interrupt Function

Chip

Exceptions

DSP56857 датащи(PDF) 211 Page - Freescale Semiconductor, Inc

DSP56857 датащи(HTML) 211 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL