S70FS01GS datasheet(9/141 Pages) CYPRESS

9 / 141 page

S70FS01GS

Document Number: 002-03833 Rev. *C

Page 9 of 141

2.2

Multiple Input / Output (MIO)

Traditional SPI single bit wide commands (Single or SIO) send information from the host to the memory only on the Serial Input (SI)

signal. Data may be sent back to the host serially on the Serial Output (SO) signal.

Dual or Quad Input / Output (I/O) commands send instructions to the memory only on the SI/IO0 signal. Address or data is sent from

the host to the memory as bit pairs on IO0 and IO1 or four bit (nibble) groups on IO0, IO1, IO2, and IO3. Data is returned to the host

similarly as bit pairs on IO0 and IO1 or four bit (nibble) groups on IO0, IO1, IO2, and IO3.

QPI mode transfers all instructions, address, and data from the host to the memory as four bit (nibble) groups on IO0, IO1, IO2, and

IO3. Data is returned to the host similarly as four bit (nibble) groups on IO0, IO1, IO2, and IO3.

2.3

Serial Clock (SCK)

This input signal provides the synchronization reference for the SPI interface. Instructions, addresses, or data input are latched on

the rising edge of the SCK signal. Data output changes after the falling edge of SCK, in SDR commands, and after every edge in

DDR commands.

2.4

Chip Select (CS#)

The chip select signal indicates when a command is transferring information to or from the device and the other signals are relevant

for the memory device.

When the CS# signal is at the logic high state, the device is not selected and all input signals are ignored and all output signals are

high impedance If the IO3 / RESET# option is enabled see section 2.8 IO3 / RESET# on page 10 for CS# signal operation. The

device will be in the Standby Power mode, unless an internal embedded operation is in progress. An embedded operation is

indicated by the Status Register-1 Write-In-Progress bit (SR1V[1]) set to 1, until the operation is completed. Some example

embedded operations are: Program, Erase, or Write Registers (WRR) operations.

Driving the CS# input to the logic low state enables the device, placing it in the Active Power mode. After Power-up, a falling edge on

CS# is required prior to the start of any command.

2.5

Serial Input (SI) / IO0

This input signal is used to transfer data serially into the device. It receives instructions, addresses, and data to be programmed.

Values are latched on the rising edge of serial SCK clock signal.

SI becomes IO0 - an input and output during Dual and Quad commands for receiving instructions, addresses, and data to be

programmed (values latched on rising edge of serial SCK clock signal) as well as shifting out data (on the falling edge of SCK, in

SDR commands, and on every edge of SCK, in DDR commands).

2.6

Serial Output (SO) / IO1

This output signal is used to transfer data serially out of the device. Data is shifted out on the falling edge of the serial SCK clock

signal.

SO becomes IO1 - an input and output during Dual and Quad commands for receiving addresses, and data to be programmed

(values latched on rising edge of serial SCK clock signal) as well as shifting out data (on the falling edge of SCK, in SDR commands,

and on every edge of SCK, in DDR commands).

2.7

Write Protect (WP#) / IO2

When WP# is driven Low (VIL), during a WRR or WRAR command and while the Status Register Write Disable (SRWD_NV) bit of

Status Register-1 (SR1NV[7]) is set to a 1, it is not possible to write to Status Register-1 or Configuration Register-1 related

registers. In this situation, a WRR command is ignored, a WRAR command selecting SR1NV, SR1V, CR1NV, or CR1V is ignored,

and no error is set.

This prevents any alteration of the Block Protection settings. As a consequence, all the data bytes in the memory area that are

protected by the Block Protection feature are also hardware protected against data modification if WP# is Low during a WRR or

WRAR command with SRWD_NV set to 1.

S70FS01GS датащи(PDF) 9 Page - Cypress Semiconductor

S70FS01GS датащи(HTML) 9 Page - Cypress Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL