поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

TSB41BA3APFP датащи(PDF) 11 Page - Texas Instruments

Click here to check the latest version.
номер детали TSB41BA3APFP
подробное описание детали  IEEE 1394b THREE-PORT CABLE TRANSCEIVER/ARBITER
PDF  66 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI [Texas Instruments]
домашняя страница  http://www.ti.com
Logo TI - Texas Instruments

TSB41BA3APFP датащи(HTML) 11 Page - Texas Instruments

Back Button TSB41BA3APFP Datasheet HTML 7Page - Texas Instruments TSB41BA3APFP Datasheet HTML 8Page - Texas Instruments TSB41BA3APFP Datasheet HTML 9Page - Texas Instruments TSB41BA3APFP Datasheet HTML 10Page - Texas Instruments TSB41BA3APFP Datasheet HTML 11Page - Texas Instruments TSB41BA3APFP Datasheet HTML 12Page - Texas Instruments TSB41BA3APFP Datasheet HTML 13Page - Texas Instruments TSB41BA3APFP Datasheet HTML 14Page - Texas Instruments TSB41BA3APFP Datasheet HTML 15Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 66 page
background image
TSB41BA3A
IEEE 1394b THREEPORT CABLE TRANSCEIVER/ARBITER
SLLS618B − JUNE 2004 − REVISED AUGUST 2004
11
POST OFFICE BOX 655303
• DALLAS, TEXAS 75265
Terminal Functions (Continued)
TERMINAL
NAME
TYPE
PFP
NO.
GGM
NO.
I/O
DESCRIPTION
PD
CMOS
77
H1
I
Power-down input. A high on this terminal turns off all internal circuitry. Asserting the PD
input high also activates an internal pulldown on the RESETz terminal to force a reset of the
internal control logic.
PINT
CMOS
1
J2
O
PHY Interrupt. The PHY uses this output to serially transfer status and interrupt information
to the link when PHY-link interface is in the 1394b mode. A bus holder is built into this
terminal.
PLLGND
Supply
25,
28
G9,
F9
−
PLL circuit ground terminals. These terminals must be tied together to the low-impedance
circuit board ground plane.
PLLVDD-CORE
Supply
29,
30
F8,
F7
−
PLL core circuit power terminals. A combination of high-frequency decoupling capacitors
near each terminal are suggested, such as paralleled 0.1
µF and 0.001 µF. An additional
1-
µF capacitor is required for voltage regulation. The PLLVDD-CORE terminals must be
separate from the DVDD-CORE terminals. These supply terminals are separated from the
DVDD-CORE, DVDD-3.3, PLLVDD-3.3 and AVDD-3.3 terminals internal to the device to
provide noise isolation.
PLLVDD-3.3
Supply
31
F6
−
PLL 3.3-V circuit power terminal. A combination of high-frequency decoupling capacitors
near the terminal are suggested, such as paralleled 0.1
µF and 0.001 µF. Lower frequency
10-
µF filtering capacitors are also recommended. This supply terminal is separated from the
DVDD-CORE, DVDD-3.3, PLLVDD-CORE, and AVDD-3.3 terminals internal to the device
to provide noise isolation. The DVDD-3.3 terminals must be tied together at a
low-impedance point on the circuit board. The PLLVDD-3.3, AVDD-3.3, and DVDD-3.3
terminals must be tied together with a low dc impedance connection.
RESETz
CMOS
75
G2
I
Logic reset input. Asserting this terminal low resets the internal logic. An internal pullup
resistor to VDD is provided so only an external delay capacitor is required for proper
power-up operation (see power-up reset in the APPLICATIONS INFORMATION section).
The RESETz terminal also incorporates an internal pulldown which is activated when the
PD input is asserted high. This input is otherwise a standard logic input, and can also be
driven by an open-drain type driver.
R0
R1
Bias
23
22
H9
J10
−
Current setting resistor terminals. These terminals are connected to a precision external
resistance to set the internal operating currents and cable driver output currents. A
resistance of 6.34 k
Ω ±1% is required to meet the IEEE Std 1394-1995 output voltage limits.
SE
CMOS
35
D10
I
Test control input. This input is used in the manufacturing test of the TSB41BA3A. For
normal use this terminal must be pulled low either through a 1-k
Ω resistor to GND or directly
to GND.
SLPEN
CMOS
79
J1
I
Automotive sleep mode enable input. This terminal enables the automotive sleep mode.
When deasserted (logic low), normal 1394.b functionality is maintained.
SM
CMOS
36
D9
I
Test control input. This input is used in the manufacturing test of the TSB41BA3A. For
normal use this terminal must be pulled low either through a 1-k
Ω resistor to GND or directly
to GND.
S2_PC0
S1_PC1
S0_PC2
CMOS
66
67
68
D3
E1
E2
I
Port sleep/mode selection terminals 2−0 and power class programming. On hardware
reset, this terminal when used with the other 5 selection pins allows the user to select the
speed and mode of the ports. See Table 1. Depending on the selection these inputs may set
the default value of the power class indicated during self-ID.
Programming is done by tying the terminals high through a 1-k
Ω or smaller resistor or by
tying directly to ground through a 1-k
Ω or smaller resistor. Bus holders are built into these
terminals.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com