STM32F303C6 datasheet(96/115 Pages) STMICROELECTRONICS

96 / 115 page

Electrical characteristics

STM32F303x6/x8

96/115

DocID025083 Rev 5

Figure 30. 12-bit buffered /non-buffered DAC

1. The DAC integrates an output buffer that can be used to reduce the output impedance and to drive external

loads directly without the use of an external operational amplifier. The buffer can be bypassed by

configuring the BOFFx bit in the DAC_CR register.

6.3.20

Comparator characteristics

Table 67. Comparator characteristics(1)

Symbol

Parameter

Conditions

Min.

Typ.

Max.

Unit

VDDA

Analog supply voltage

3.6

VIN

Comparator input voltage

range

-0

VDDA

VBG

Scaler input voltage

VREFINIT

VSC

Scaler offset voltage

±5

±10

tS_SC

VREFINT scaler startup time

from power down

First VREFINT scaler activation

after device power on

1(2)

Next activations

0.2

tSTART

Comparator startup time

VDDA ≥ 2.7 V

µs

VDDA < 2.7 V

Propagation delay for

200 mV step with 100 mV

overdrive

VDDA ≥ 2.7 V

VDDA < 2.7 V

Propagation delay for full

range step with 100 mV

overdrive

VDDA ≥ 2.7 V

VDDA < 2.7 V

VOFFSET

Comparator offset error

VDDA ≥ 2.7 V

±5

±10

VDDA < 2.7 V

±25

TVOFFSET Total offset variation

Full temperature range

IDD(COMP)

COMP current

consumption

400

600

µA

1. Guaranteed by design, not tested in production.

2. For more details and conditions see Figure 31: Maximum VREFINT scaler startup time from power-down.

STM32F303C6 датащи(PDF) 96 Page - STMicroelectronics

STM32F303C6 датащи(HTML) 96 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL