поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

VSC7212 датащи(PDF) 21 Page - Vitesse Semiconductor Corporation

номер детали VSC7212
подробное описание детали  Gigabit Interconnect Chip
PDF  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  VITESSE [Vitesse Semiconductor Corporation]
домашняя страница  http://www.vitesse.com
Logo VITESSE - Vitesse Semiconductor Corporation

VSC7212 датащи(HTML) 21 Page - Vitesse Semiconductor Corporation

Back Button VSC7212 Datasheet HTML 17Page - Vitesse Semiconductor Corporation VSC7212 Datasheet HTML 18Page - Vitesse Semiconductor Corporation VSC7212 Datasheet HTML 19Page - Vitesse Semiconductor Corporation VSC7212 Datasheet HTML 20Page - Vitesse Semiconductor Corporation VSC7212 Datasheet HTML 21Page - Vitesse Semiconductor Corporation VSC7212 Datasheet HTML 22Page - Vitesse Semiconductor Corporation VSC7212 Datasheet HTML 23Page - Vitesse Semiconductor Corporation VSC7212 Datasheet HTML 24Page - Vitesse Semiconductor Corporation VSC7212 Datasheet HTML 25Page - Vitesse Semiconductor Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 34 page
background image
VITESSE
SEMICONDUCTOR CORPORATION
VITESSE
SEMICONDUCTOR CORPORATION
Preliminary Data Sheet
VSC7212
Gigabit Interconnect Chip
G52268-0, Rev 3.3
Page 21
04/10/01
© VITESSE SEMICONDUCTOR CORPORATION • 741 Calle Plano • Camarillo, CA 93012
Tel: (800)-VITESSE • FAX: (805) 987-5896 • Email: prodinfo@vitesse.com
Internet: www.vitesse.com
Figure 15: Transmit Input Timing Waveforms with TMODE = 11X (“ASIC-Friendly” Timing)
Table 10: Transmit Input AC Characteristics with TMODE = 11X
Figure 16: Transmit Serial Timing Waveforms
Table 11: Transmit Serial AC Characteristics
Parameters
Description
Min
Max
Units
Conditions
TS
Input Skew relative to the rising
edge of TBC
2.0
bc
Measured between the valid data
level of the input and the 1.4V point
of TBC
Parameters
Description
Min
Max
Units
Conditions
TSDR, TSDF
TX+/- rise and fall time
330
ps
Between VOL(MAX) and
VOH(MIN)
TLAT
Latency, REFCLK to TX0
Latency, TBC to TX0
22bc+0.2ns
36bc+0.0ns
22bc+0.8ns
38bc+0.3ns
bc + ns
ENDEC=1 TMODE=000
ENDEC=1 TMODE=10X
TJ
Serial data output
Total Jitter (p-p)
192
ps
IEEE 802.3z Clause 38.69,
Tested on a sample basis
TDJ
Serial data output
Deterministic Jitter (p-p)
80
ps
IEEE 802.3z Clause 38.69,
Tested on a sample basis
Valid
TS
Valid
Valid
TS
Internal Clock
(from PLL)
TBC
T(7:0)
C/D
WSEN
TSDR, TSDF
TLAT
TX+, TX-
TX0
Internal Clock
(from PLL)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com