поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

PC87570-ICC/VUL датащи(PDF) 42 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
номер детали PC87570-ICC/VUL
подробное описание детали  PC87570 Keyboard and Power Management Controller
PDF  168 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NSC [National Semiconductor (TI)]
домашняя страница  http://www.national.com
Logo NSC - National Semiconductor (TI)

PC87570-ICC/VUL датащи(HTML) 42 Page - National Semiconductor (TI)

Back Button PC87570-ICC/VUL Datasheet HTML 38Page - National Semiconductor (TI) PC87570-ICC/VUL Datasheet HTML 39Page - National Semiconductor (TI) PC87570-ICC/VUL Datasheet HTML 40Page - National Semiconductor (TI) PC87570-ICC/VUL Datasheet HTML 41Page - National Semiconductor (TI) PC87570-ICC/VUL Datasheet HTML 42Page - National Semiconductor (TI) PC87570-ICC/VUL Datasheet HTML 43Page - National Semiconductor (TI) PC87570-ICC/VUL Datasheet HTML 44Page - National Semiconductor (TI) PC87570-ICC/VUL Datasheet HTML 45Page - National Semiconductor (TI) PC87570-ICC/VUL Datasheet HTML 46Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 42 / 168 page
background image
Bus Interface Unit (BIU)
42
www.national.com
3.3.6
Fast Read Bus Cycle
When SZCFGn.FRE is 1, the fast read bus cycle is enabled
for zone “n”. The fast read bus cycle takes one clock cycle.
At the beginning of the T1-2 clock cycle the address is
placed on the address bus and SELn and RD are activated.
WR(0-1) are inactive, indicating a read bus cycle. At the end
of the clock cycle, the BIU samples the data. SELn and RD
deactivate in the following clock cycle, unless another read
from the same zone follows. If a write to the same zone fol-
lows, and late write is configured, SELn remains activated.
The address remains valid until the beginning of the clock
cycle after the T1-2 clock cycle.
The fast read bus cycle cannot be extended by adding wait
cycles (SZCFGn.WAIT is ignored during this bus cycle). Ad-
ditionally, hold cycles cannot be added (SZCFGn.HOLD is
also ignored). When a write bus cycle consecutively pre-
cedes a fast read bus cycle, an idle clock cycle is forced be-
tween the two. See Figure 3-12.
When the core attempts to access more bytes (i.e., a word)
than the configured bus width, the transaction is broken up
into “basic” (T1-2) bus cycles.
CLK
A0-18
SELn
D0-7
RD
WR0-1
Bus State
T1
T2
T2B
In
In
BST0-2
Figure 3-10. Normal Read Bus Cycle with 0 Wait on Burst
CLK
A0-18
RD
WR0-1
D0-7
T1
TIW
TIW
T2
TBW
In
SELn
T2B
In
BST0-2
Figure 3-11. Normal Read Bus Cycle with 2 Internal Waits and 1 Wait on Burst



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com